參數(shù)資料
型號: 11274-001-XTD
元件分類: PLL合成/DDS/VCOs
英文描述: PLL FREQUENCY SYNTHESIZER, 28 MHz, PDSO16
封裝: 0.150 INCH, SOIC-16
文件頁數(shù): 25/40頁
文件大?。?/td> 746K
代理商: 11274-001-XTD
31
AMI Semiconductor - Rev. 2.0, Jun. 05
www.amis.com
FS6131-01/FS6131-01g Programmable Line Lock Clock Generator IC
Data Sheet
However, the full signal amplitude may take up to twice as long as the propagation delay of the line to develop, reducing noise immunity during
the half-amplitude period. Note that the voltage at the receive end must add up to a signal amplitude that meets the receiver switching thresholds.
The slew rate of the signal may be reduced due to the additional RC delay of the load capacitance and the line impedance. Also, note that the
output driver impedance will vary slightly with the output logic state (high or low).
11.3 Serial Communications
Connection of devices to a standard-mode implementation of the I
2C-bus is similar to that shown in Figure 24. Selection of the pull-up resistors
(RP) and the optional series resistors (RS) on the SDA and SCL lines depends on the supply voltage, the bus capacitance and the number of
connected devices with their associated input currents.
Control of the clock and data lines is done through open drain/collector current-sink outputs, and thus requires external pull-up resistors on both
lines.
A guideline is
bus
r
P
C
t
R
<
2
where tr is the maximum rise time (minus some margin) and Cbus is the total bus capacitance. Assuming an I
2C controller and eight to ten other
devices on the bus, including this one, results in values in the 5k
W to 7kW range. Use of a series resistor to provide protection against high voltage
spikes on the bus will alter the values for RP.
R
P
SDA
SCL
Data In
Data Out
Clock Out
TRANSMITTER
Data In
Data Out
RECEIVER
Clock In
R
P
R
S
(optional)
R
S
(optional)
R
S
(optional)
R
S
(optional)
Figure 24: Connections to the Serial Bus
11.3.1 For More Information
More information on the I
2C-bus can be found in the document The I2C-bus And How To Use It (Including Specifications), available from Philips
Semiconductors at http://www-us2.semiconductors.philips.com.
12.0 Device Application: Stand-Alone Clock Generation
The length of the reference and feedback dividers, their granularity and the flexibility of the post divider make the FS6131 the most flexible
monolithic stand-alone PLL clock generation device available. The effective block diagram of the FS6131 when programmed for stand-alone mode
is shown in Figure 25.
The source of the feedback divider in the stand-alone mode is the output of the VCO. By dividing the input reference frequency down by reference
divider (NR), then multiplying it up in the main loop through the feedback divider (NF), and finally dividing the main loop output frequency by the
post divider (NPx), we have the defining relationship for this mode. The equation for the output clock frequency (fCLK) can be written as
÷÷
è
÷÷
è
=
Px
R
F
REF
CLK
N
f
1
where the reference source frequency (fREF) can be either supplied by the VCXO or applied to the REF pin.
Great flexibility is permitted in the programming of the FS6131 to achieve exact desired output frequencies since three integers are involved in
the computation.
(Eqn. 1)
相關(guān)PDF資料
PDF描述
11274-001-XTP PLL FREQUENCY SYNTHESIZER, 28 MHz, PDSO16
11610 BEZEL IEC CONN
116450-01 130MM BLOWER 24 VDC
116521-02 130MM BLOWER 24 VDC
116629-03 145 MM 120V 250W TF BLOWER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
1127-40-0516 制造商:Concord Electronics Inc 功能描述:
1127-40-0519 制造商:Concord Electronics Inc 功能描述:
11274-011 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Programmable Line Lock Clock Generator IC
112740-12 功能描述:RF 連接器 BNC END LAUNCH JACK 16MM HEX .062 PCB RoHS:否 制造商:Bomar Interconnect 產(chǎn)品:Connectors 射頻系列:BNC 型式:Jack (Female) 極性: 觸點電鍍:Gold 阻抗: 端接類型:Solder 主體類型:Straight Bulkhead 電纜類型:
112740-13 功能描述:RF 連接器 BNC END LAUNCH JACK 14MM HEX .062 PCB RoHS:否 制造商:Bomar Interconnect 產(chǎn)品:Connectors 射頻系列:BNC 型式:Jack (Female) 極性: 觸點電鍍:Gold 阻抗: 端接類型:Solder 主體類型:Straight Bulkhead 電纜類型: