參數(shù)資料
型號(hào)： 11274-001-XTP
元件分類(lèi)： PLL合成/DDS/VCOs
英文描述： PLL FREQUENCY SYNTHESIZER, 28 MHz, PDSO16
封裝： 0.150 INCH, SOIC-16
文件頁(yè)數(shù)： 2/40頁(yè)
文件大?。?/td> 746K
代理商： 11274-001-XTP
10
AMI Semiconductor - Rev. 2.0, Jun. 05
www.amis.com
FS6131-01/FS6131-01g Programmable Line Lock Clock Generator IC
Data Sheet
4.5 Crystal Loop
The crystal loop is designed to attenuate the jitter on a highly jittered, low-Q, low frequency reference. The crystal loop can also maintain a
constant frequency output into the main loop if the low frequency reference is intermittent.
The crystal loop consists of a voltage-controllable crystal oscillator (VCXO), a divider, a PFD, and a charge pump that tunes the VCXO to a
frequency reference. The frequency reference is phase-locked to the divided frequency of an external, high-Q, jitter-free crystal, thereby locking
the VCXO to the reference frequency. The VCXO can continue to run off the crystal even if the frequency reference becomes intermittent.
4.5.1 Locking to an External Frequency Source
When the crystal loop is synchronized to an external frequency source, the FS6131 can monitor the crystal loop and detect if the loop unlocks
from the external source. The crystal loop tries to drive to zero frequency if the external source is dropped, and sets a lock status error flag.
The crystal loop can also detect if the VCXO has dropped out of the fine tune range, requiring a change to the coarse tune. The lock status also
latches the direction the loop went out of range (high or low) when the loop became unlocked.
4.5.1.1 Crystal Loop Lock Status Flag
To enable this mode, clear the STAT[1] and STAT[0] bits to zero. If the CMOS bit is set to one, the LOCK/IPRG pin will be low if the crystal loop
becomes unlocked. The flag is always available under software control by reading back the STAT[1] bit, which is overwritten with the status flag
(low = unlocked) in this mode (see Table 6).
4.5.1.2 Out-Of-Range High/Low
The direction the loop has gone out-of-range can be determined by clearing STAT[1] to zero and setting STAT[0] bit to one. If the CMOS bit is set
to one, the LOCK/IPRG pin will go high if the crystal loop went out of range high. If the pin goes to a logic-low, the loop went out of range low.
The out-of-range information is also available under software control by reading back the STAT[1] bit, which is overwritten by the flag (high = out-
of-range high, low = out-of-range low) in this mode. The bit is set or cleared only if the crystal loop loses lock (see Table 6).
4.5.1.3 Crystal Loop Disable
The crystal loop is disabled by setting the XLPDEN bit to a logic-high (1). The bit disables the charge pump circuit in the loop.
Setting the XLPDEN bit low (0) permits the crystal loop to operate as a control loop.
4.6 Connecting the FS6131 to an External Reference Frequency
If a crystal oscillator is not used, tie XIN to ground and shut down the crystal oscillator by setting XLROM[2:0]=1.
The REF and FBK pins do not have pull-up or pull-down current, but do have a small amount of hysteresis to reduce the possibility of extra edges.
Signals may be AC-coupled into these inputs with an external DC-bias circuit to generate a DC-bias of 2.5V. Any reference or feedback signal
should be square for best results, and the signals should be rail-to-rail. Unused inputs should be grounded to avoid unwanted signal injection.
4.7 Differential Output Stage
The differential output stage supports both CMOS and pseudo-ECL (PECL) signals. The desired output interface is chosen via the program
registers (see Table 4).
If a PECL interface is used, the transmission line is usually terminated using a Thévenin termination. The output stage can only sink current in the
PECL mode, and the amount of sink current is set by a programming resistor on the LOCK/IPRG pin. The ratio of IPRG current to output drive
current is shown in Figure 12. Source current is provided by the pull-up resistor that is part of the Thévenin termination.
相關(guān)PDF資料
PDF描述
11610 BEZEL IEC CONN
116450-01 130MM BLOWER 24 VDC
116521-02 130MM BLOWER 24 VDC
116629-03 145 MM 120V 250W TF BLOWER
116630-06 145 MM 120V 250W TF BLOWER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
1127-40-0516 制造商:Concord Electronics Inc 功能描述:
1127-40-0519 制造商:Concord Electronics Inc 功能描述:
11274-011 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Programmable Line Lock Clock Generator IC
112740-12 功能描述:RF 連接器 BNC END LAUNCH JACK 16MM HEX .062 PCB RoHS:否 制造商:Bomar Interconnect 產(chǎn)品:Connectors 射頻系列:BNC 型式:Jack (Female) 極性: 觸點(diǎn)電鍍:Gold 阻抗: 端接類(lèi)型:Solder 主體類(lèi)型:Straight Bulkhead 電纜類(lèi)型:
112740-13 功能描述:RF 連接器 BNC END LAUNCH JACK 14MM HEX .062 PCB RoHS:否 制造商:Bomar Interconnect 產(chǎn)品:Connectors 射頻系列:BNC 型式:Jack (Female) 極性: 觸點(diǎn)電鍍:Gold 阻抗: 端接類(lèi)型:Solder 主體類(lèi)型:Straight Bulkhead 電纜類(lèi)型:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*