MLBCLK1 I Me" />
參數(shù)資料
型號(hào)： ADSP-21488KSWZ-3B
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 8/68頁(yè)
文件大?。?/td> 0K
描述： IC CCD SIGNAL PROCESSOR 176LQFP
標(biāo)準(zhǔn)包裝： 1
系列： SHARC®
類型： 浮點(diǎn)
接口： EBI/EMI，DAI，I²C，SPI，SPORT，UART/USART
時(shí)鐘速率： 350MHz
非易失內(nèi)存： 外部
芯片上RAM： 3Mb
電壓 - 輸入/輸出： 3.30V
電壓 - 核心： 1.10V
工作溫度： 0°C ~ 70°C
安裝類型： 表面貼裝
封裝/外殼： 176-LQFP 裸露焊盤
供應(yīng)商設(shè)備封裝： 176-LQFP-EP（24x24）
包裝： 托盤
Rev. B
|
Page 16 of 68
|
March 2013
MLBCLK1
I
Media Local Bus Clock. This clock is generated by the MLB controller that is synchro-
nized to the MOST network and provides the timing for the entire MLB interface at
49.152 MHz at FS=48 kHz. When the MLB controller is not used, this pin should be
grounded.
MLBDAT1
I/O/T in 3
pin mode. I
in 5 pin
mode.
High-Z
Media Local Bus Data. The MLBDAT line is driven by the transmitting MLB device and
is received by all other MLB devices including the MLB controller. The MLBDAT line
carries the actual data. In 5-pin MLB mode, this pin is an input only. When the MLB
controller is not used, this pin should be grounded.
MLBSIG1
I/O/T in 3
pin mode. I
in 5 pin
mode
High-Z
Media Local Bus Signal. This is a multiplexed signal which carries the Channel/Address
generated by the MLB Controller, as well as the Command and RxStatus bytes from
MLB devices. In 5-pin mode, this pin is input only. When the MLB controller is not used,
this pin should be grounded.
MLBDO1
O/T
High-Z
Media Local Bus Data Output (in 5 pin mode). This pin is used only in 5-pin MLB mode.
This serves as the output data pin in 5-pin mode. When the MLB controller is not used,
this pin should be connected to ground.
MLBSO1
O/T
High-Z
Media Local Bus Signal Output (in 5 pin mode). This pin is used only in 5-pin MLB
mode. This serves as the output signal pin in 5-pin mode. When the MLB controller is
not used, this pin should be connected to ground.
TDI
I (ipu)
Test Data Input (JTAG). Provides serial data for the boundary scan logic.
TDO
O/T
High-Z
Test Data Output (JTAG). Serial scan output of the boundary scan path.
TMS
I (ipu)
Test Mode Select (JTAG). Used to control the test state machine.
TCK
I
Test Clock (JTAG). Provides a clock for JTAG boundary scan. TCK must be asserted
(pulsed low) after power-up or held low for proper operation of the device.
TRST
I (ipu)
Test Reset (JTAG). Resets the test state machine. TRST must be asserted (pulsed low)
after power-up or held low for proper operation of the processor.
EMU
O (O/D, ipu)
High-Z
Emulation Status. Must be connected to the ADSP-2148x Analog Devices DSP Tools
product line of JTAG emulators target board connector only.
Table 11. Pin Descriptions (Continued)
Name
Type
State
During/
After Reset
Description
The following symbols appear in the Type column of this table: A = asynchronous, I = input, O = output, S = synchronous, A/D = active drive,
O/D = open drain, and T = three-state, ipd = internal pull-down resistor, ipu = internal pull-up resistor.
The internal pull-up (ipu) and internal pull-down (ipd) resistors are designed to hold the internal path from the pins at the expected logic
levels. To pull-up or pull-down the external pads to the expected logic levels, use external resistors. Internal pull-up/pull-down resistors cannot
be enabled/disabled and the value of these resistors cannot be programmed. The range of an ipu resistor can be between 26 kΩ–63 kΩ. The
range of an ipd resistor can be between 31 kΩ–85kΩ. The three-state voltage of ipu pads will not reach to the full VDD_EXT level; at typical
conditions the voltage is in the range of 2.3 V to 2.7 V.
In this table, all pins are LVTTL compliant with the exception of the thermal diode pins.
相關(guān)PDF資料
PDF描述
ADSP-BF533SBBC500 IC DSP CTLR 16B 500MHZ 160CSPBGA
MAX6644LBAAEE+T IC CNTRLR FAN SPEED 16-QSOP
ADSP-2105BP-80 IC DSP CONTROLLER 16BIT 68PLCC
ADSP-BF542MBBCZ-5M IC DSP 16BIT 533MHZ MDDR 400CBGA
ADSP-BF525KBCZ-5C2 IC DSP CTRLR 16B W/CODEC 289BGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5116BCPZ80-RL7 功能描述:IC DGTL POT 64POS 80K 8LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 300 ppm/°C 存儲(chǔ)器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN（2x3） 包裝:帶卷 (TR)
AD5121 制造商:AD 制造商全稱:Analog Devices 功能描述:Single Channel, 128-/256-Position, I2C/SPI, Nonvolatile Digital Potentiometer
AD5121BCPZ100-RL7 制造商:Analog Devices 功能描述:Digital Potentiometer 128POS 100KOhm Single 16-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:128TAP, SINGLE DIGIPOT, NVM, SPI/I2C - Tape and Reel 制造商:Analog Devices 功能描述:POT DIG NV 128 100K 16LFC 制造商:Analog Devices 功能描述:POT, DIG, NV, 128, 100K, 16LFCSP 制造商:Analog Devices Inc. 功能描述:Digital Potentiometer ICs 128tap Single DigiPOT NVM SPI/I2C 制造商:Analog Devices 功能描述:DIGITAL POT, 100KOHM, SINGLE, LFCSP-16; End To End Resistance:100kohm; Track Taper:Logarithmic; Resistance Tolerance: 8%; Supply Voltage Min:1.8V; Supply Voltage Max:5.5V; Potentiometer IC Case Style:LFCSP; No. of Pins:16 ;RoHS Compliant: Yes 制造商:Analog Devices 功能描述:DIGITAL POTENTIOMETER
AD5121BCPZ10-RL7 制造商:Analog Devices 功能描述:Digital Potentiometer 128POS 10KOhm Single 16-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:128TAP, SINGLE DIGIPOT, NVM, SPI/I2C - Tape and Reel 制造商:Analog Devices 功能描述:IC DGTL POT 128POS 10K 16LFCSP 制造商:Analog Devices Inc. 功能描述:Digital Potentiometer ICs 128-pos SGL NVM SPI/I2C 制造商:Analog Devices Inc. 功能描述:Digital Potentiometer ICs 128tap Single DigiPOT NVM SPI/I2C 制造商:Analog Devices 功能描述:DIGITAL POTENTIOMETER
AD5122 制造商:AD 制造商全稱:Analog Devices 功能描述:The AD5122/AD5142 potentiometers provides a nonvolatile solution for 128-/256-position adjustment applications, offering guaranteed low resistor tolerance errors of ?±8% and up to ?±6 mA current density in the Ax, Bx, and Wx pins.
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*