- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄9222 > SY100S838LZG (Micrel Inc)IC CLOCK GEN 3.3V/5V 20-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | SY100S838LZG |
| 廠商： | Micrel Inc |
| 文件頁(yè)數(shù)： | 1/5頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK GEN 3.3V/5V 20-SOIC |
| 標(biāo)準(zhǔn)包裝： | 38 |
| 系列： | Precision Edge® |
| 類(lèi)型： | 時(shí)鐘發(fā)生器 |
| PLL： | 無(wú) |
| 輸入： | ECL，PECL |
| 輸出： | 時(shí)鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:4 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 1GHz |
| 除法器/乘法器： | 是/無(wú) |
| 電源電壓： | 3 V ~ 3.8 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 20-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-SOIC（寬型） |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁(yè)面： | 1088 (CN2011-ZH PDF) |
| 其它名稱(chēng)： | 576-2013-5 SY100S838LZG-ND |
1
Precision Edge
SY100S838
SY100S838L
Micrel, Inc.
M9999-113006
hbwhelp@micrel.com or (408) 955-1690
The SY100S838/L is a low skew (÷1, ÷2/3) or (÷2, ÷4/
6) clock generation chip designed explicitly for low skew
clock generation applications. The internal dividers are
synchronous to each other, therefore, the common output
edges are all precisely aligned. The devices can be driven
by either a differential or single-ended ECL or, if positive
power supplies are used, PECL input signal. In addition,
by using the VBB output, a sinusoidal source can be AC-
coupled into the device. If a single-ended input is to be
used, the VBB output should be connected to the CLK
input and bypassed to ground via a 0.01F capacitor.
The VBB output is designed to act as the switching
reference for the input of the SY100S838/L under single-
ended input conditions. As a result, this pin can only
source/sink up to 0.5mA of current.
The Function Select (FSEL) input is used to determine
what clock generation chip function is. When FSEL input
is LOW, SY100S838/L functions as a divide by 2 and by
4/6 clock generation chip. However, if FSEL input is HIGH,
it functions as a divide by 1 and by 2/3 clock chip.
The common enable (EN) is synchronous so that the
internal dividers will only be enabled/disabled when the
internal clock is already in the LOW state. This avoids
any chance of generating a runt clock pulse on the
internal clock when the device is enabled/disabled as
can happen with an asynchronous control. An internal
runt pulse could lead to losing synchronization between
the internal divider stages. The internal enable flip-flop is
clocked on the falling edge of the input clock, therefore,
all associated specification limits are referenced to the
negative edge of the clock input.
Upon start-up, the internal flip-flops will attain a random
state; the master reset (MR) input allows for the
synchronization of the internal dividers, as well as for
multiple SY100S838/Ls in a system.
■ 3.3V and 5V power supply options
■ 50ps output-to-output skew
■ Synchronous enable/disable
■ Master Reset for synchronization
■ Internal 75K input pull-down resistors
■ Available in 20-pin SOIC package
DESCRIPTION
FEATURES
Rev.: G
Amendment: /0
Issue Date:
November 2006
(
÷1, ÷2/3) OR (÷2, ÷4/6)
CLOCK GENERATION CHIP
Precision Edge
SY100S838
SY100S838L
Pin
Function
CLK
Differential Clock Inputs
FSEL
Function Select Input
EN
Synchronous Enable
MR
Master Reset
VBB
Reference Output
Q0, Q1
Differential ÷1 or ÷2 Outputs
Q2, Q3
Differential ÷2/3 or ÷4/6 Outputs
DIVSEL
Frequency Select Input
PIN NAMES
FSEL
DIVSEL
Q0, Q1 OUTPUTS
Q2, Q3 OUTPUTS
LL
Divide by 2
Divide by 4
LH
Divide by 2
Divide by 6
HL
Divide by 1
Divide by 2
HH
Divide by 1
Divide by 3
CLK
EN
MR
Function
ZL
L
Divide
ZZ
H
L
Hold Q0–3
XX
H
Reset Q0–3
TRUTH TABLE
NOTES:
Z = LOW-to-HIGH transition
ZZ = HIGH-to-LOW transition
Precision Edge is a registered trademark of Micrel, Inc.
Precision Edge
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X9317UM8Z-2.7 | IC XDCP 100TAP 10K 3-WIRE 8-MSOP |
| SY100S834LZG | IC CLOCK GEN 3.3/5V 16-SOIC |
| SY89546UMG TR | IC MUX 4:1 LVDS DIFF 2.5V 32-MLF |
| SY100S839VZG | IC CLOCK GEN 3.3/5V 20-SOIC |
| SY89547LMG TR | IC MUX 4:1 LVDS DIFF 3.3V 32-MLF |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD604AR-REEL | 功能描述:IC AMP VGA DUAL ULN 40MA 24SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:X-AMP® 標(biāo)準(zhǔn)包裝:2,500 系列:Excalibur™ 放大器類(lèi)型:J-FET 電路數(shù):1 輸出類(lèi)型:- 轉(zhuǎn)換速率:45 V/µs 增益帶寬積:10MHz -3db帶寬:- 電流 - 輸入偏壓:20pA 電壓 - 輸入偏移:490µV 電流 - 電源:1.7mA 電流 - 輸出 / 通道:48mA 電壓 - 電源，單路/雙路(±):4.5 V ~ 38 V，±2.25 V ~ 19 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:帶卷 (TR) |
| AD604ARS | 制造商:Analog Devices 功能描述:SP Amp Variable Gain Amp Dual 24-Pin SSOP Tube 制造商:Analog Devices 功能描述:SEMICONDUCTOR ((NW)) |
| AD604ARS-REEL | 制造商:Analog Devices 功能描述:SP Amp Variable Gain Amp Dual 24-Pin SSOP T/R |
| AD604ARS-REEL7 | 制造商:Analog Devices 功能描述:SP Amp Variable Gain Amp Dual 24-Pin SSOP T/R |
| AD604ARSZ | 功能描述:IC AMP VGA DUAL ULN 40MA 24SSOP RoHS:是 類(lèi)別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:X-AMP® 標(biāo)準(zhǔn)包裝:1 系列:- 放大器類(lèi)型:通用 電路數(shù):4 輸出類(lèi)型:滿擺幅 轉(zhuǎn)換速率:0.028 V/µs 增益帶寬積:105kHz -3db帶寬:- 電流 - 輸入偏壓:3nA 電壓 - 輸入偏移:100µV 電流 - 電源:3.3µA 電流 - 輸出 / 通道:12mA 電壓 - 電源，單路/雙路(±):2.7 V ~ 12 V，±1.35 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:剪切帶 (CT) 其它名稱(chēng):OP481GRUZ-REELCT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。