- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373975 > ADAU1592 (Analog Devices, Inc.) Class-D Audio Power Amplifier PDF資料下載
參數(shù)資料
| 型號(hào)： | ADAU1592 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Class-D Audio Power Amplifier |
| 中文描述： | D類(lèi)音頻功率放大器 |
| 文件頁(yè)數(shù)： | 19/24頁(yè) |
| 文件大小： | 457K |
| 代理商： | ADAU1592 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)當(dāng)前第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
ADAU1592
To shut down the power supplies, it is highly recommended to
mute the amplifier before shutting down any of the supplies.
After MUTE is shut down, shut down the supplies in the
following order: PVDD, DVDD, then AVDD. Where AVDD
and DVDD are generated from a single source, turn PVDD off
before DVDD and AVDD, and after issuing MUTE.
DC OFFSET AND POP NOISE
This section describes the cause of dc offset and pop noise
during turn-on/turn-off. The turn-on/turn-off pop in
amplifiers depend mainly on the dc offset, therefore, care must
be taken to reduce the dc offset at the output.
The first stage of ADAU1592 has an inverting PGA amplifier, as
shown in Figure 48.
Rev. 0 | Page 19 of 24
0
CHANGES WITH PGA SETTING
R
FB
TO NEXT STAGE
AINx
V
REF
C
REF
R
IN
R
SOURCE
V
MIS
C
IN
Figure 48. Input Equivalent Circuit
where:
R
IN
= 20 kΩ, fixed internally.
R
FB
is the gain feedback resistor (value depends on the PGA
setting).
R
SOURCE
is the source resistance.
C
IN
is the input coupling capacitor (2.2 μF typical)
C
REF
is the filter capacitor for V
REF
.
V
REF
is the analog reference voltage (AVDD/2 typical).
V
MIS
is the dc offset due to mismatch in the op amp.
As shown in Figure 48, the dc offset at the output can be due to
V
MIS
(the dc offset from mismatch in the op amp) and due to
leakage current of the C
IN
capacitor.
Normally, the offset due to leakage current in the C
IN
is less and
can be ignored compared to V
MIS
. The V
MIS
is mainly responsi-
ble for the dc offset at the output. The ADAU1592 uses special
self-calibration or a dc offset trim circuit, which controls the dc
offset (due to V
MIS
) to within ±3 mV. The V
MIS
can vary for each
part as well as for voltage and temperature. The trim circuit
ensures that the offset is limited within specified limits and
provides virtually pop-free operation every time the part is
turned on. However, care must be taken while unmuting or
during the power-up sequence.
During the initial power-up, C
IN
and C
REF
are charging to
AVDD/2 and, during this time, there can be dc offset at the
output (see Figure 48). This depends on the PGA gain setting.
The dc offset is multiplied by the PGA gain setting. If the
amplifier is kept in mute during this charging and self-
trimming event for the recommended t
WAIT
time, the dc offset
at the output remains within ±3 mV. For more details on t
WAIT
,
refer to the Power-Up/Power-Down Sequence section.
The amount of pop at the turn-on depends on t
WAIT
, which in
turn depends on the values of C
REF
and C
IN
. The following
section describes how to select the value for the C
REF
and C
IN
.
SELECTING VALUE FOR C
REF
AND C
IN
The C
REF
is the capacitor used for filtering the noise from
AVDD on V
REF
. V
REF
is used for the biasing of the internal
analog amplifier as well as the modulator. Therefore, care must
be taken to ensure that the recommended minimum value is
used. The minimum recommended value for C
REF
is 4.7 μF.
C
IN
is the input coupling capacitor and is used to decouple the
inputs from the external dc. The C
IN
value determines the low
corner frequency of the amplifier. It can be determined from
the following equation:
1
IN
IN
LOW
C
R
f
×
×
π
×
=
2
where:
f
LOW
is the low corner frequency (3 dB).
R
IN
is the input resistance (20 kΩ).
C
IN
is the input coupling capacitor.
Note that
R
IN
= 20 kΩ, provided that
R
SOURCE
is <1 kΩ. If R
SOURCE
is sizable with respect to R
IN
, it also must be taken into account
in calculation.
From the preceding equation, f
LOW
can be found for the desired
frequency response.
The recommended value for C
IN
is 2.2 μF, giving
f
LOW
= 3.6 Hz
and should keep 20 Hz roll-off within 0.5 dB.
However, if a higher than recommended C
IN
value is used for
better low frequency response, care must be taken to ensure that
appropriate t
WAIT
is used. See the Power-Up/Power-Down
Sequence section for more details.
MONO MODE
The ADAU1592 mono mode can be enabled by pulling MO/ST
(Pin 11) to logic high. In this mode, the left channel input and
modulator is active and feeds PWM data to both the left and
right power stages. However, the respective power FETs need to
be connected externally for higher current capability. That is,
connect OUTL+ with OUTR+ and OUTL with OUTR. The
mono mode gives the capability to drive lower impedance loads
without invoking current limit. However, the output power is
limited by PVDD and temperature limits. See the typical applica-
tion schematic in Figure 50 for details.
POWER SUPPLY BYPASSING
Because Class-D amplifiers utilize high frequency switching,
care must be taken to bypassing the power supply.
For reliable operation, using 100 nF ceramic surface-mount
capacitors for the PVDD and PGND pins is recommended. The
minimum of two capacitors are needed: one between Pin 45/Pin 46
(PVDD) and Pin 47/Pin48 (PGND), the other between Pin 39/
Pin 40 (PVDD) and Pin 37/Pin 38 (PGND). In addition, these
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADAU1592ACPZ | Class-D Audio Power Amplifier |
| ADAU1592ACPZ-RL | Class-D Audio Power Amplifier |
| ADAU1592ACPZ-RL7 | Class-D Audio Power Amplifier |
| ADAU1592ASVZ | Class-D Audio Power Amplifier |
| ADAU1592ASVZ-RL | Class-D Audio Power Amplifier |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADAU1592ACPZ | 功能描述:IC AMP AUDIO PWR 24W 48LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 線性 - 音頻放大器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:DirectDrive® 類(lèi)型:D 類(lèi) 輸出類(lèi)型:1-通道（單聲道），帶立體聲耳機(jī) 在某負(fù)載時(shí)最大輸出功率 x 通道數(shù)量:930mW x 1 @ 8 歐姆; 40mW x 2 @ 16 歐姆 電源電壓:2.7 V ~ 5.5 V 特點(diǎn):消除爆音，差分輸入，I²C，靜音，關(guān)閉，音量控制 安裝類(lèi)型:表面貼裝 供應(yīng)商設(shè)備封裝:25-WLP（2.09x2.09） 封裝/外殼:25-WFBGA，WLCSP 包裝:帶卷 (TR) 其它名稱(chēng):MAX97000EWA+T-ND |
| ADAU1592ACPZ-RL | 功能描述:IC AMP AUDIO PWR 24W 48LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 線性 - 音頻放大器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:DirectDrive® 類(lèi)型:D 類(lèi) 輸出類(lèi)型:1-通道（單聲道），帶立體聲耳機(jī) 在某負(fù)載時(shí)最大輸出功率 x 通道數(shù)量:930mW x 1 @ 8 歐姆; 40mW x 2 @ 16 歐姆 電源電壓:2.7 V ~ 5.5 V 特點(diǎn):消除爆音，差分輸入，I²C，靜音，關(guān)閉，音量控制 安裝類(lèi)型:表面貼裝 供應(yīng)商設(shè)備封裝:25-WLP（2.09x2.09） 封裝/外殼:25-WFBGA，WLCSP 包裝:帶卷 (TR) 其它名稱(chēng):MAX97000EWA+T-ND |
| ADAU1592ACPZ-RL7 | 功能描述:IC AMP AUDIO PWR 48LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 線性 - 音頻放大器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:DirectDrive® 類(lèi)型:D 類(lèi) 輸出類(lèi)型:1-通道（單聲道），帶立體聲耳機(jī) 在某負(fù)載時(shí)最大輸出功率 x 通道數(shù)量:930mW x 1 @ 8 歐姆; 40mW x 2 @ 16 歐姆 電源電壓:2.7 V ~ 5.5 V 特點(diǎn):消除爆音，差分輸入，I²C，靜音，關(guān)閉，音量控制 安裝類(lèi)型:表面貼裝 供應(yīng)商設(shè)備封裝:25-WLP（2.09x2.09） 封裝/外殼:25-WFBGA，WLCSP 包裝:帶卷 (TR) 其它名稱(chēng):MAX97000EWA+T-ND |
| ADAU1592ASVZ | 制造商:Analog Devices 功能描述:AMP AUDIO CLASS D SMD TQFPEP-48 |
| ADAU1592ASVZ-RL | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。