參數(shù)資料
型號(hào)： ADAU1702JSTZ
廠商： ANALOG DEVICES INC
元件分類(lèi)： 消費(fèi)家電
英文描述： SigmaDSP 28-56-Bit Audio Processor with Two ADCs and Four DACs
中文描述： SPECIALTY CONSUMER CIRCUIT, PQFP48
封裝： ROHS COMPLIANT, PLASTIC, MS-026BBC, LQFP-48
文件頁(yè)數(shù)： 29/52頁(yè)
文件大?。?/td> 773K
代理商： ADAU1702JSTZ
ADAU1702
RAMS AND REGISTERS
Table 21. RAM Map and Read/Write Modes
Memory
Parameter RAM
Program RAM
Reserved
1
Internal registers should be cleared first to avoid clicks/pops.
2
Addresses 1536 to 2047 (0x0600 to 0x07FF) are reserved RAM locations and data can not be written to them.
ADDRESS MAPS
Table 21 shows the RAM map and Table 32 shows the ADAU1702
register map. The address space encompasses a set of registers
and two RAMs: one holds signal processing parameters and one
holds the program instructions. The program RAM and parameter
RAM are initialized on power-up from on-board boot ROMs
(see the Power-Up Sequence section).
All RAMs and registers have a default value of all 0s, except for
the program RAM, which is loaded with the default program
(see the Initialization section).
PARAMETER RAM
The parameter RAM is 32 bits wide and occupies Address 0
to Address 1023. Each parameter is padded with four 0s before
the MSB to extend the 28-bit word to a full 4-byte width. The
parameter RAM is initialized to all 0s on power-up. The data
format of the parameter RAM is twos complement, 5.23.
This means that the coefficients can range from +16.0 (minus
1 LSB) to 16.0, with 1.0 represented by the binary word
0000 1000 0000 0000 0000 0000 0000 or by the hexadecimal
word 0x00 0x80 0x00 0x00.
The parameter RAM can be written using one of the two
following methods: a direct read/write or a safeload write.
Direct Read/Write
This method allows direct access to the program RAM and
parameter RAM. This mode of operation is typically used
during a complete new loading of the RAM using burst mode
addressing. The clear registers bit in the core control register
should be set to 0 using this mode to avoid any clicks or pops in
the outputs. Note that this mode can be used during live program
execution, but because there is no handshaking between the
core and the control port, the parameter RAM is unavailable to
the DSP core during control writes, resulting in clicks and pops
in the audio stream.
Safeload Write
Up to five safeload registers can be loaded with the parameter
RAM address/data. The data is then transferred to the requested
address when the RAM is not busy. This method can be used
for dynamic updates while live program material is playing
through the ADAU1702. For example, a complete update of one
biquad section can occur in one audio frame while the RAM is
Rev. 0 | Page 29 of 52
Size
1024 × 32
512 × 40
N/A
Address Range
0 to 1023 (0x0000 to 0x03FF)
1024 to 1535 (0x0400 to 0x05FF)
1536 to 2047 (0x0600 to 0x07FF)
2
Read
Yes
Yes
No
Write
Yes
Yes
No
Write Modes
Direct write
1
safeload write
Direct write
1
N/A
not busy. This method is not available for writing to the
program RAM or control registers.
DATA RAM
The ADAU1702 data RAM is used to store audio data words for
processing. For the most part, this process is transparent to the
user. The user cannot directly address this RAM space, which
has a size of 0.5k words, from the control port.
Data RAM utilization should be considered when implementing
blocks that require large amounts of data RAM space, such as
delays. The SigmaDSP core processes delay times in one-sample
increments; therefore, the total pool of delay available to the user
equals 512 multiplied by the sample period. For a f
S
of 48 kHz,
the pool of available delay is a maximum of about 11 ms. In
practice, this much data memory is not available to the user
because every block in a design uses a few data memory locations
for its processing. In most DSP programs, this does not signifi-
cantly impact the total delay time. The SigmaStudio compiler
manages the data RAM and indicates if the number of addresses
needed in the design exceeds the maximum available.
READ/WRITE DATA FORMATS
The read/write formats of the control port are designed to
be byte oriented. This allows easy programming of common
microcontroller chips. To fit into a byte-oriented format, 0s are
appended to the data fields before the MSB to extend the data-
word to eight bits. For example, 28-bit words written to the
parameter RAM are appended with four leading 0s to equal
32 bits (4 bytes); 40-bit words written to the program RAM are
not appended with 0s because they are already a full five bytes.
These zero-padded data fields are appended to a 3-byte field
consisting of a 7-bit chip address, a read/write bit, and an 11-bit
RAM/register address. The control port knows how many data
bytes to expect based on the address given in the first three bytes.
The total number of bytes for a single-location write command
can vary from four bytes (for a control register write) to eight
bytes (for a program RAM write). Burst mode can be used to fill
contiguous register or RAM locations. A burst mode write begins
by writing the address and data of the first RAM or register location
to be written. Rather than ending the control port transaction
(by issuing a stop command in I
2
C mode or by bringing the
CLATCH signal high in SPI mode after the data-word), as
would be done in a single-address write, the next data-word
can be written immediately without specifying its address. The
相關(guān)PDF資料
PDF描述
ADAU1702JSTZ-RL SigmaDSP 28-56-Bit Audio Processor with Two ADCs and Four DACs
ADC912A CMOS Microprocessor-Compatible 12-Bit A/D Converter
ADC912AFP CMOS Microprocessor-Compatible 12-Bit A/D Converter
ADC912AFS CMOS Microprocessor-Compatible 12-Bit A/D Converter
ADCMP341 Dual 0.275% Comparators and Reference with Programmable Hysteresis
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADAU1702JSTZ-RL 功能描述:IC AUDIO PROC 2ADC/4DAC 48-LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類(lèi)型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類(lèi)型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱(chēng):497-11050-6
ADAU1761 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:SigmaDSP Stereo, Low Power, 96 kHz, 24-Bit Audio Codec with Integrated PLL
ADAU1761BCPZ 功能描述:IC SIGMADSP CODEC PLL 32LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 編解碼器 系列:SigmaDSP® 標(biāo)準(zhǔn)包裝:2,500 系列:- 類(lèi)型:PCM 數(shù)據(jù)接口:PCM 音頻接口 分辨率（位）:15 b ADC / DAC 數(shù)量:1 / 1 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):- 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):- 電壓 - 電源，模擬:2.7 V ~ 3.3 V 電壓 - 電源，數(shù)字:2.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:80-VFBGA 供應(yīng)商設(shè)備封裝:80-BGA MICROSTAR JUNIOR（5x5） 包裝:帶卷 (TR) 其它名稱(chēng):296-21257-2
ADAU1761BCPZ 制造商:Analog Devices 功能描述:IC, AUDIO CODEC, 24BIT, 96KHZ, LFCSP-32
ADAU1761BCPZ-R7 功能描述:IC SIGMADSP CODEC PLL 32LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 編解碼器 系列:SigmaDSP® 標(biāo)準(zhǔn)包裝:2,500 系列:- 類(lèi)型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*