- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9898 > MAX1416EWE+ (Maxim Integrated Products)IC ADC 16BIT DELTA SIGMA 16-SOIC PDF資料下載
參數(shù)資料
| 型號： | MAX1416EWE+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 36/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT DELTA SIGMA 16-SOIC |
| 產(chǎn)品培訓(xùn)模塊： | MAX11200 ADC Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 46 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 500 |
| 數(shù)據(jù)接口： | MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 762mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -45°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-SOIC W |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 2 個(gè)差分，單極；2 個(gè)差分，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當(dāng)前第36頁
MAX1415/MAX1416
16-Bit, Low-Power, 2-Channel,
Sigma-Delta ADCs
_______________________________________________________________________________________
9
Note 1: These errors are in the order of the conversion noise shown in Tables 1 and 3. This applies after calibration at the given
temperature.
Note 2: Recalibration at any temperature removes these drift errors.
Note 3: Positive full-scale error includes zero-scale errors (unipolar offset error or bipolar zero error) and applies to both unipolar
and bipolar input ranges.
Note 4: Full-scale drift includes zero-scale drift (unipolar offset drift or bipolar zero drift) and applies to both unipolar and bipolar
input ranges.
Note 5: Gain error does not include zero-scale errors. It is calculated as (full-scale error – unipolar offset error) for unipolar ranges,
and (full-scale error – bipolar zero error) for bipolar ranges.
Note 6: Gain-error drift does not include unipolar offset drift or bipolar zero drift. Effectively, it is the drift of the part if only zero-
scale calibrations are performed.
Note 7: The analog input voltage range on AIN+ is given here with respect to the voltage on AIN- on the MAX1415/MAX1416.
Note 8: This common-mode voltage range is allowed, provided that the input voltage on the analog inputs does not go more posi-
tive than (VDD + 30mV) or more negative than (GND - 30mV). Parts are functional with voltages down to (GND - 200mV),
but with increased leakage at high temperature.
Note 9: The REF differential voltage, VREF, is the voltage on REF+ referenced to REF- (VREF = VREF+ - VREF-).
Note 10: Guaranteed by design.
Note 11: These calibration and span limits apply, provided that the absolute voltage on the analog inputs does not exceed (VDD +
30mV) or go more negative than (GND - 30mV). The offset-calibration limit applies to both the unipolar zero point and the
bipolar zero point.
Note 12: When using a crystal or ceramic resonator across the CLKIN and CLKOUT as the clock source for the device, the supply
current and power dissipation varies depending on the crystal or resonator type. Supply current is measured with the digi-
tal inputs connected to 0 or VDD, CLKIN connected to an external clock source, and CLKDIS = 1.
Note 13: If the external master clock continues to run in power-down mode, the power-down current typically increases to 67A at
3V. When using a crystal or ceramic resonator across the CLKIN and CLKOUT as the clock source for the device, the
clock generator continues to run in power-down mode and the power dissipation depends on the crystal or resonator type
(see the Power-Down Modes section).
Note 14: Measured at DC and applied in the selected passband. PSRR at 50Hz exceeds 120dB with filter notches of 25Hz or 50Hz.
PSRR at 60Hz exceeds 120dB with filter notches of 20Hz or 60Hz.
PSRR depends on both gain and VDD.
Note 15: Provide fCLKIN whenever the MAX1415/MAX1416 are not in power-down mode. If no clock is present, the device can draw
higher-than-specified current and can possibly become uncalibrated.
Note 16: All input signals are specified with tr = tf = 5ns (10% to 90% of VDD) and timed from a voltage level of 1.6V.
GAIN
PSRR (VDD = 5V)
PSRR (VDD = 3V)
(dB)
190
86
278
78
484
85
8 to 128
91
93
TIMING CHARACTERISTICS—MAX1416 (continued)
(Note 16) (Figures 8, 9)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
DIN to SCLK Setup Time
t9
30
ns
DIN to SCLK Hold Time
t10
20
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT72T36105L5BB | IC FIFO 131X18 5NS 240BGA |
| MAX111ACAP+T | IC ADC 14BIT 2CH 5V 20-SSOP |
| IDT72T18105L5BB | IC FIFO 131X18 2.5V 5NS 240BGA |
| D38999/24WF32SB | CONN RCPT 32POS JAM NUT W/SCKT |
| MAX1309ECM/V+T | IC ADC 12BIT 4CH 2800KSPS 48LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX1416EWE+ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16-Bit 2Ch .5ksps 3.5V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1416EWE+T | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16-Bit 2Ch .5ksps 3.5V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1416EWE-T | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1418ETN+D | 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述: |
| MAX1418ETN+TD | 制造商:Maxim Integrated Products 功能描述:- Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。