- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄202456 > VHA6029036LA000100-FREQ (PLETRONICS INC) VCXO, CLOCK, 1.7 MHz - 80 MHz, CMOS OUTPUT PDF資料下載
參數(shù)資料
| 型號(hào)： | VHA6029036LA000100-FREQ |
| 廠商： | PLETRONICS INC |
| 元件分類： | VCXO, clock |
| 英文描述： | VCXO, CLOCK, 1.7 MHz - 80 MHz, CMOS OUTPUT |
| 封裝： | ROHS COMPLIANT, CERAMIC, LCC-6 |
| 文件頁(yè)數(shù)： | 6/8頁(yè) |
| 文件大?。?/td> | 183K |
| 代理商： | VHA6029036LA000100-FREQ |
VHA6 Series 3.3V
VCXO CMOS Oscillator
January 2007
www.pletronics.com
425-776-1880
6
Mechanical:
Inches
mm
A
0.276 +_0.006
7.00 +_0.15
B
0.197 +_0.006
5.00 +_0.15
C
0.073 +_0.012
1.87 +_0.30
D1
0.038
0.96
E1
0.200
5.08
F1
0.004
0.10
G1
0.050
1.27
H1
0.055
1.40
Contacts
:
Gold 11.8 μinches
0.3 μm minimum over
Nickel 50 to 350 μinches
1.27 to 8.89 μm
1 Typical dimensions
Not to Scale
I1
0.024
0.60
J1
0.004R
0.10R
K1
0.008R
0.20R
Pad
Function
Note
1
Vcontrol Input
2
Output
Enable/ Disable
When this pad is not connected, the oscillator shall operate
When this pad is logic low, the output will be inhibited (high impedance state)
Recommend connecting this pad to V
cc if the oscillator is to be always on
3
Ground (GND)
4
Output
5
N.C.
No Internal connection, pad may be connected to ground or V
CC
6
Supply Voltage
(V
CC)
Recommend connecting appropriate power supply bypass capacitors as close as
possible.
Layout and application information
For Optimum Jitter Performance, Pletronics recommends:
a ground plane under the device
no large transient signals (both current and voltage) should be routed under the device do not layout
near a large magnetic field such as a high frequency switching power supply
do not place near piezoelectric buzzers or mechanical fans.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VHA6029036EP000100-FREQ | VCXO, CLOCK, 1.7 MHz - 80 MHz, CMOS OUTPUT |
| VHA6029036FE500050-FREQ | VCXO, CLOCK, 1.7 MHz - 80 MHz, CMOS OUTPUT |
| VHA6029036GA500100-FREQ | VCXO, CLOCK, 1.7 MHz - 80 MHz, CMOS OUTPUT |
| VHA6029036GH000050-FREQ | VCXO, CLOCK, 1.7 MHz - 80 MHz, CMOS OUTPUT |
| VHA6029036EF500100-FREQ | VCXO, CLOCK, 1.7 MHz - 80 MHz, CMOS OUTPUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT40K40LV-3BGI | 功能描述:IC FPGA 3.3V 2304 CELL 352BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門陣列） 系列:AT40K/KLV 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA（34.55x34.55） |
| AT40K40LV-3BQC | 功能描述:IC FPGA 3.3V 2304 CELL 144-TQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門陣列） 系列:AT40K/KLV 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA（34.55x34.55） |
| AT40K40LV-3BQI | 功能描述:IC FPGA 3.3V 2304 CELL 144TQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門陣列） 系列:AT40K/KLV 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA（34.55x34.55） |
| AT40K40LV-3CGC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| AT40K40LV-3CQC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。