- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄353028 > CY2308SXI-5H (CYPRESS SEMICONDUCTOR CORP) 3.3V Zero Delay Buffer PDF資料下載
參數(shù)資料
| 型號(hào)： | CY2308SXI-5H |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | 3.3V Zero Delay Buffer |
| 中文描述： | 2308 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| 封裝： | 0.150 INCH, LEAD FREE, MS-012, SOIC-16 |
| 文件頁數(shù)： | 7/14頁 |
| 文件大?。?/td> | 203K |
| 代理商： | CY2308SXI-5H |
CY2308
Document #: 38-07146 Rev. *C
Page 2 of 14
Notes:
1. Weak pull-down.
2. Weak pull-down on all outputs.
3. Weak pull-ups on these inputs.
4. Outputs inverted on 2308–2 and 2308–3 in bypass mode, S2 = 1 and S1 = 0.
5. Output phase is indeterminant (0° or 180° from input clock). If phase integrity is required, use the CY2308–2.
Pin Description
Pin
Signal
Description
1REF[1]
Input reference frequency, 5V tolerant input
2
CLKA1[2]
Clock output, Bank A
3
CLKA2[2]
Clock output, Bank A
4VDD
3.3V supply
5
GND
Ground
6
CLKB1[2]
Clock output, Bank B
7
CLKB2[2]
Clock output, Bank B
8S2[3]
Select input, bit 2
9S1[3]
Select input, bit 1
10
CLKB3[2]
Clock output, Bank B
11
CLKB4[2]
Clock output, Bank B
12
GND
Ground
13
VDD
3.3V supply
14
CLKA3[2]
Clock output, Bank A
15
CLKA4[2]
Clock output, Bank A
16
FBK
PLL feedback input
Select Input Decoding
S2
S1
CLOCK A1–A4
CLOCK B1–B4
Output Source
PLL Shutdown
0
Three-State
PLL
Y
0
1
Driven
Three-State
PLL
N
10
Driven[4]
Reference
Y
1
Driven
PLL
N
Available CY2308 Configurations
Device
Feedback From
Bank A Frequency
Bank B Frequency
CY2308–1
Bank A or Bank B
Reference
CY2308–1H
Bank A or Bank B
Reference
CY2308–2
Bank A
Reference
Reference/2
CY2308–2
Bank B
2 X Reference
Reference
CY2308–3
Bank A
2 X Reference
Reference or Reference[5]
CY2308–3
Bank B
4 X Reference
2 X Reference
CY2308–4
Bank A or Bank B
2 X Reference
CY2308–5H
Bank A or Bank B
Reference /2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C106B-20VI | 256K x 4 Static RAM |
| CY7C106B-25VC | 256K x 4 Static RAM |
| CY7C106B-25VI | 256K x 4 Static RAM |
| CY7C106B-35VC | TV 7C 7#20 PIN RECP |
| CY7C166-20PC | 16K x 4 Static RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY2308SXI-5HT | 功能描述:時(shí)鐘緩沖器 3.3V ZDB w/ Internal Feedback RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| CY2308SZC-1 | 制造商:Cypress Semiconductor 功能描述: |
| CY2308SZC-1T | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY2308ZC-1H | 功能描述:時(shí)鐘緩沖器 3.3VZDB COM RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| CY2308ZC-1HT | 制造商:Cypress Semiconductor 功能描述:Zero Delay PLL Clock Driver Single 10MHz to 133MHz 16-Pin TSSOP T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。