參數(shù)資料
型號(hào): CY3764VP208-200BBXC
廠商: Cypress Semiconductor Corp.
英文描述: 5V, 3.3V, ISRTM High-Performance CPLDs
中文描述: 為5V,3.3V,ISRTM高性能的CPLD
文件頁(yè)數(shù): 11/64頁(yè)
文件大小: 1798K
代理商: CY3764VP208-200BBXC
Ultra37000 CPLD Family
Document #: 38-03007 Rev. *D
Page 19 of 64
Switching Characteristics Over the Operating Range [12]
Parameter
200 MHz
167 MHz
154 MHz
143 MHz
125 MHz
100 MHz
83 MHz
66 MHz
Unit
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Combinatorial Mode Parameters
tPD
6
6.5
7.5
8.5
10
12
15
20
ns
tPDL
11
12.5
14.5
16
16.5
17
19
22
ns
tPDLL
12
13.5
15.5
17
17.5
18
20
24
ns
tEA
8
8.5
11
13
14
16
19
24
ns
tER
8
8.5
11
13
14
16
19
24
ns
Input Register Parameters
tWL
2.5
3
4
5
ns
tWH
2.5
3
4
5
ns
tIS
2
222
2
2.5
3
4
ns
tIH
2
222
2
2.5
3
4
ns
tICO
11
12.5
16
19
24
ns
tICOL
12
14
16
18
21
26
ns
Synchronous Clocking Parameters
tCO
4
4.5
6
6.5[16]
6.5[17]
10
ns
tS
4455
5.5[16]
10
ns
tH
0000
0
ns
tCO2
9.5
10
11
12
14
16
19
24
ns
tSCS
5
66.5
7
10
12
15
ns
tSL
7.5
8.5
9
10
12
15
ns
tHL
0
000
0
ns
Product Term Clocking Parameters
tCOPT
710
10
13
15
20
ns
tSPT
2.5
3
5
5.5
6
7
ns
tHPT
2.5
3
5
5.5
6
7
ns
tISPT
000
0
00
0
ns
tIHPT
6
6.5
7.5
9
11
14
19
ns
tCO2PT
12
14
15
19
21
24
30
ns
Pipelined Mode Parameters
tICS
5667
10
12
15
ns
Operating Frequency Parameters
fMAX1
200
167
154
143
125[16]
100
83
66
MHz
fMAX2
200
167
154
153[17]
125[18]
100
MHz
fMAX3
125
105
91
83
62.5
50
MHz
fMAX4
167
154
125
118
100
83
66
MHz
Reset/Preset Parameters
tRW
8
10
12
15
20
ns
tRR
10
12
14
17
22
ns
Notes:
16. The following values correspond to the CY37512 and CY37384 devices: tCO = 5 ns, tS = 6.5 ns, tSCS = 8.5 ns, tICS = 8.5 ns, fMAX1 = 118 MHz.
17. The following values correspond to the CY37192V and CY37256V devices: tCO = 6 ns, tS = 7 ns, fMAX2 = 143 MHz, fMAX3 = 77 MHz, and fMAX4 = 100 MHz; and
for the CY37512 devices: tS = 7 ns.
18. The following values correspond to the CY37512V and CY37384V devices: tCO = 6.5 ns, tS = 9.5 ns, and fMAX2 = 105 MHz.
相關(guān)PDF資料
PDF描述
CY37128VP208-200BBXC Displays
CY3930V484-125BGI CPLDs at FPGA Densities
CY3950V484-125BGI CPLDs at FPGA Densities
CY3930V484-125MBC CPLDs at FPGA Densities
CY3950V484-125MBC CPLDs at FPGA Densities
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY38050V208-125NTC 制造商:Cypress Semiconductor 功能描述:CPLD QUANTUM38K 72K GATES 768 MCRCLLS COMM 0.18UM 2.5V/3.3V - Bulk
CY38050V208-125NTI 制造商:Cypress Semiconductor 功能描述:CPLD QUANTUM38K 72K GATES 768 MCRCLLS IND 0.18UM 2.5V/3.3V 2 - Bulk
CY38050V208-83NTC 制造商:Cypress Semiconductor 功能描述:CPLD QUANTUM38K 72K GATES 768 MCRCLLS COMM 0.18UM 2.5V/3.3V - Bulk
CY38050V208-83NTI 制造商:Cypress Semiconductor 功能描述:CPLD QUANTUM38K 72K GATES 768 MCRCLLS IND 0.18UM 2.5V/3.3V 2 - Bulk
CY38100V208-125NTI 制造商:Cypress Semiconductor 功能描述:CPLD QUANTUM38K 144K GATES 1536 MCRCLLS IND 0.18UM 2.5V/3.3V - Bulk