- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄353028 > CY3930V484-125BBI (Cypress Semiconductor Corp.) CPLDs at FPGA Densities PDF資料下載
參數(shù)資料
| 型號： | CY3930V484-125BBI |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | CPLDs at FPGA Densities |
| 中文描述： | CPLD器件在FPGA的密度 |
| 文件頁數(shù)： | 35/86頁 |
| 文件大小： | 1212K |
| 代理商： | CY3930V484-125BBI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 40 of 86
Note:
17. Refer to the data sheets at www.atmel.com for detailed architectural and timing information.
39K200
181
CY39200V208-181NTC
NT208
208-Lead Enhanced Quad Flat Pack
Commercial
CY39200V484-181BBC
BB484
484-Lead Fine Pitch Ball Grid Array
CY39200V388-181MGC
MG388
388-Lead Ball Grid Array
÷
CY39200V676-181MBC
MB676
676-Lead Fine Pitch Ball Grid Array
÷
125
CY39200V208-125NTC
NT208
208-Lead Enhanced Quad Flat Pack
Commercial
CY39200V484-125BBC
BB484
484-Lead Fine Pitch Ball Grid Array
CY39200V388-125MGC
MG388
388-Lead Ball Grid Array
÷
CY39200V676-125MBC
MB676
676-Lead Fine Pitch Ball Grid Array
÷
CY39200V208-125NTI
NT208
208-Lead Enhanced Quad Flat Pack
Industrial
CY39200V484-125BBI
BB484
484-Lead Fine Pitch Ball Grid Array
83
CY39200V208-83NTC
NT208
208-Lead Enhanced Quad Flat Pack
Commercial
CY39200V484-83BBC
BB484
484-Lead Fine Pitch Ball Grid Array
CY39200V388-83MGC
MG388
388-Lead Ball Grid Array
÷
CY39200V676-83MBC
MB676
676-Lead Fine Pitch Ball Grid Array
÷
CY39200V208-83NTI
NT208
208-Lead Enhanced Quad Flat Pack
Industrial
CY39200V484-83BBI
BB484
484-Lead Fine Pitch Ball Grid Array
Delta39K Part Numbers (Ordering Information) (continued)
Device
Speed
(MHz)
Ordering Code
Package
Name
Package Type
Self-Boot
Solution
Operating
Range
CPLD Boot EEPROM[17] Part Numbers (Ordering Information)
Device
Speed
(MHz)
Ordering Code
Package
Name
Package Type
Operating
Range
2 Mbit
15
AT17LV002-10JC
20J
20-Lead Plastic Leaded Chip Carrier
Commercial
10
AT17LV002-10JC
20J
20-Lead Plastic Leaded Chip Carrier
Industrial
1 Mbit
15
AT17LV010-10JC
20J
20-Lead Plastic Leaded Chip Carrier
Commercial
10
AT17LV010-10JI
20J
20-Lead Plastic Leaded Chip Carrier
Industrial
512 Kbit
15
AT17LV512-10JC
20J
20-Lead Plastic Leaded Chip Carrier
Commercial
10
AT17LV512-10JI
20J
20-Lead Plastic Leaded Chip Carrier
Industrial
Recommended ATMEL CPLD Boot EEPROM for corresponding Delta39K CPLDs
CPLD Device
Recommended boot EEPROM
39K30
AT17LV512
39K50
AT17LV512
39K100
AT17LV010
39K165
AT17LV002
39K200
AT17LV002
相關PDF資料 |
PDF描述 |
|---|---|
| CY3950V484-125BBI | CPLDs at FPGA Densities |
| CY2308ZXC-1H | 3.3V Zero Delay Buffer |
| CY2308ZXC-5H | 3.3V Zero Delay Buffer |
| CY7C1069AV33-10BAI | 2M x 8 Static RAM |
| CY7C1069AV33-10ZC | 2M x 8 Static RAM |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY3930V484-125BGC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
| CY3930V484-125BGI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
| CY3930V484-125MBC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
| CY3930V484-125MBI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
| CY3930Z208-125BBC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
發(fā)布緊急采購，3分鐘左右您將得到回復。