參數(shù)資料
型號(hào): CY3950V484-125BBI
廠商: Cypress Semiconductor Corp.
英文描述: CPLDs at FPGA Densities
中文描述: CPLD器件在FPGA的密度
文件頁(yè)數(shù): 26/86頁(yè)
文件大?。?/td> 1212K
代理商: CY3950V484-125BBI
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 32 of 86
Switching Waveforms (continued)
Channel Memory DP SRAM Pipeline R/W Timing
An+1
An+2
Dn+1
tCHMCYC2
tCHMH
tCHMS
tCHMH
An
tCHMS
tCHMH
An+3
An–1
Dn+3
Dn–1
tCHMDV2
Dn
Dn+1
Dn+2
tCHMDV2
CLOCK
WRITE
OUTPUT
ADDRESS
DATA
ENABLE
INPUT
Dual-Port Asynchronous Address Match Busy Signal
ADDRESS A
An
An–1
An
An+1
ADDRESS
tCHMBA
Bn
ADDRESS B
MATCH
相關(guān)PDF資料
PDF描述
CY2308ZXC-1H 3.3V Zero Delay Buffer
CY2308ZXC-5H 3.3V Zero Delay Buffer
CY7C1069AV33-10BAI 2M x 8 Static RAM
CY7C1069AV33-10ZC 2M x 8 Static RAM
CY7C1069AV33-10ZI 2M x 8 Static RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY3950V484-125BGC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V484-125BGI 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V484-125MBC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V484-125MBI 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950Z208-125BBC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities