參數(shù)資料
型號: CY3950V484-125BGI
廠商: Cypress Semiconductor Corp.
英文描述: CPLDs at FPGA Densities
中文描述: CPLD器件在FPGA的密度
文件頁數(shù): 17/86頁
文件大?。?/td> 1212K
代理商: CY3950V484-125BGI
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 24 of 86
Dual-Port Synchronous Mode Parameters
tCHMCYC1
9.5
10
15
20
ns
tCHMCYC2
5.0
5.3
5.4
7.4
10.6
ns
tCHMS
3.0
3.3
3.9
5.0
6.0
ns
tCHMH
00
0
ns
tCHMDV1
10
11
12
17
20
ns
tCHMDV2
7.0
7.5
8.0
10
15
ns
tCHMBDV
8.5
9.0
10.0
14.0
16.0
ns
tCHMMACS1
8.5
9.0
10.0
14.0
16.0
ns
tCHMMACS2
4.8
5.0
5.5
8.0
10
ns
tMACCHMS1
4.6
5.0
5.4
7.6
9.0
ns
tMACCHMS2
7.3
7.7
10.0
13.0
ns
Synchronous FIFO Data Parameters
tCHMCLK
4.8
5.0
5.4
7.4
10.6
ns
tCHMFS
3.7
4.0
4.3
6.0
7.0
ns
tCHMFH
00
0
ns
tCHMFRDV
6.5
7.0
7.5
10.0
13.0
tCHMMACS
4.6
5.0
5.4
7.4
10.6
ns
tMACCHMS
4.7
5.0
5.4
7.4
10.6
ns
Synchronous FIFO Flag Parameters
tCHMFO
10.5
11
11.5
15
20
ns
tCHMMACF
8.599.5
13
17
ns
tCHMFRS
4.5
5.0
5.5
8.0
10
ns
tCHMFRSR
3.6
4.0
4.4
6.6
8.0
ns
tCHMFRSF
9.5
10.0
11.0
15.0
18.0
ns
tCHMSKEW1
1.8
2.0
2.2
3.2
4.0
ns
tCHMSKEW2
1.8
2.0
2.2
3.2
4.0
ns
tCHMSKEW3
4.6
5.0
5.4
7.4
10.6
ns
Internal Parameters
tCHMCHAA
6.5
7.0
7.5
10.0
13.0
ns
Channel Memory Timing Parameter Values Over the Operating Range (continued)
Switching Waveforms
tPD
INPUT
COMBINATORIAL
OUTPUT
Combinatorial Output
相關PDF資料
PDF描述
CY3930V484-125MBC CPLDs at FPGA Densities
CY3950V484-125MBC CPLDs at FPGA Densities
CY3930V484-125MBI CPLDs at FPGA Densities
CY3950V484-125MBI CPLDs at FPGA Densities
CY37128VP160-200AXC 5V, 3.3V, ISRTM High-Performance CPLDs
相關代理商/技術參數(shù)
參數(shù)描述
CY3950V484-125MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950V484-125MBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950Z208-125BBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950Z208-125BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950Z208-125BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities