參數(shù)資料
型號(hào): CY3950V484-125MBI
廠商: Cypress Semiconductor Corp.
英文描述: CPLDs at FPGA Densities
中文描述: CPLD器件在FPGA的密度
文件頁(yè)數(shù): 21/86頁(yè)
文件大?。?/td> 1212K
代理商: CY3950V484-125MBI
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 28 of 86
Switching Waveforms (continued)
Cluster Memory Synchronous Flow-Through Timing
GLOBAL
ADDRESS
WRITE
ENABLE
REGISTERED
INPUT
REGISTERED
OUTPUT
tCLMS
tCLMH
READ
WRITE
READ
tCLMDV1
CLOCK
tCLMCYC1
Cluster Memory Internal Clocking
MACROCELL
CLUSTER MEMORY
INPUT CLOCK
CLUSTER MEMORY
OUTPUT CLOCK
tCLMMACS2
tMACCLMS2
tCLMMACS1
tMACCLMS1
INPUT CLOCK
相關(guān)PDF資料
PDF描述
CY37128VP160-200AXC 5V, 3.3V, ISRTM High-Performance CPLDs
CY37256VP160-200AXC 5V, 3.3V, ISRTM High-Performance CPLDs
CY37384VP160-200AXC 5V, 3.3V, ISRTM High-Performance CPLDs
CY37128VP160-200BAXC 5V, 3.3V, ISRTM High-Performance CPLDs
CY37256VP160-200BAXC 5V, 3.3V, ISRTM High-Performance CPLDs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY3950Z208-125BBC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950Z208-125BBI 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950Z208-125BGC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950Z208-125BGI 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY3950Z208-125MBC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities