參數(shù)資料
型號: CY7C1481V33-117AC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: DRAM
英文描述: 2M x 36/4M x 18/1M x 72 Flow-through SRAM
中文描述: 2M X 36 STANDARD SRAM, 7.5 ns, PQFP100
封裝: 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
文件頁數(shù): 17/30頁
文件大?。?/td> 638K
代理商: CY7C1481V33-117AC
PRELIMINARY
CY7C1481V33
CY7C1483V33
CY7C1487V33
Document #: 38-05284 Rev. *A
Page 17 of 30
Identification Register Definitions
Instruction Field
Revision Number (31:29)
Department Number (27:25)
Voltage (28&24)
Architecture (23:21)
Memory Type (20:18)
Device Width (17:15)
Device Density (14:12)
Cypress JEDEC ID (11:1)
x 18
000
101
00
000
001
010
100
0000011
0100
1
x36
000
101
00
000
001
100
100
x72
000
101
00
000
001
110
100
Description
Reserved for version number
Department number
Architecture type
Defines type of memory
Defines width of the SRAM. x36 or x18
Defines the density of the SRAM
Allows unique identification of SRAM vendor
0000011
0100
1
0000011
0100
1
ID Register Presence (0)
Indicate the presence of an ID register
Scan Register Sizes
Register Name
Instruction
Bypass
ID
Boundary Scan
Bit Size (x18)
3
1
32
TBD
Bit Size (x36)
3
1
32
TBD
Bit Size (x72)
3
1
32
TBD
Identification Codes
Instruction
EXTEST
Code
000
Description
Captures the Input/Output ring contents. Places the boundary scan register between the TDI and
TDO. Forces all SRAM outputs to High-Z state. This instruction is not 1149.1 compliant.
Loads the ID register with the vendor ID code and places the register between TDI and TDO. This
operation does not affect SRAM operation.
Captures the Input/Output contents. Places the boundary scan register between TDI and TDO.
Forces all SRAM output drivers to a High-Z state.
Do Not Use: This instruction is reserved for future use.
Captures the Input/Output ring contents. Places the boundary scan register between TDI and TDO.
Does not affect the SRAM operation. This instruction does not implement 1149.1 preload function
and is therefore not 1149.1 compliant.
Do Not Use: This instruction is reserved for future use.
Do Not Use: This instruction is reserved for future use.
Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.
IDCODE
001
SAMPLE Z
010
RESERVED
SAMPLE/PRELOAD 100
011
RESERVED
RESERVED
BYPASS
101
110
111
Boundary Scan Order (2M x 36)
Bit #
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
Signal
Name
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
Bump
ID
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
Bit #
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
Signal
Name
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
Bump
ID
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
Boundary Scan Order (2M x 36)
(continued)
Bit #
TBD
Signal
Name
TBD
Bump
ID
TBD
Bit #
TBD
Signal
Name
TBD
Bump
ID
TBD
相關(guān)PDF資料
PDF描述
CY7C1481V33-117BGC 2M x 36/4M x 18/1M x 72 Flow-through SRAM
CY7C1481V33-117BZC 2M x 36/4M x 18/1M x 72 Flow-through SRAM
CY7C1481V33-133AC 2M x 36/4M x 18/1M x 72 Flow-through SRAM
CY7C1481V33-133BGC 2M x 36/4M x 18/1M x 72 Flow-through SRAM
CY7C1481V33-133BZC 2M x 36/4M x 18/1M x 72 Flow-through SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C1482BV33-200BZI 功能描述:靜態(tài)隨機存取存儲器 72MB (4Mx18) 4.6v 200MHz 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY7C1482BV33-250BZI 制造商:Cypress Semiconductor 功能描述:2MX36, 3.3V SYNC PL SRAM - Bulk
CY7C148-35PC 功能描述:1KX4 18-PIN POWER-DOWN SRAM RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲器:EEPROMs - 串行 存儲器類型:EEPROM 存儲容量:4K (512 x 8) 速度:400kHz 接口:I²C,2 線串口 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:8-MFP 包裝:帶卷 (TR)
CY7C148-45DC 制造商:Cypress Semiconductor 功能描述:Static RAM, 1Kx4, 18 Pin, Ceramic, DIP
CY7C148-45PC 制造商:Cypress Semiconductor 功能描述: