參數(shù)資料
型號: CY7C1484V25-200BZXI
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: DRAM
英文描述: 72-Mbit (2M x 36/4M x 18) Pipelined DCD Sync SRAM
中文描述: 2M X 36 CACHE SRAM, 3 ns, PBGA165
封裝: 15 X 17 MM, 1.40 MM HEIGHT, LEAD FREE, FBGA-165
文件頁數(shù): 20/26頁
文件大?。?/td> 906K
代理商: CY7C1484V25-200BZXI
CY7C1484V25
CY7C1485V25
Document #: 38-05286 Rev. *H
Page 20 of 26
Figure 2
shows write cycle timing waveforms.
[18, 19]
Figure 2. Write Cycle Timing
Switching Waveforms
(continued)
tCYC
tCL
CLK
ADSP
tADH
tADS
ADDRESS
tCH
OE
ADSC
CE
tAH
tAS
A1
tCEH
tCES
BWE,
BW
X
ADV
BURST READ
BURST WRITE
D(A2)
D(A2 + 1)
D(A2 + 1)
D(A3)
D(A3 + 1)
D(A3 + 2)
D(A2 + 3)
A2
A3
Extended BURST WRITE
D(A2 + 2)
Single WRITE
tADH
tADS
tADH
tADS
t
OEHZ
tADVH
tADVS
tWEH
tWES
t
DH
t
DS
GW
tWEH
tWES
Byte write signals are ignored for first cycle when
ADSP initiates burst
ADSC extends burst
ADV suspends burst
DON’T CARE
UNDEFINED
D(A1)
High-Z
Data in (D)
Data Out (Q)
Note
19. Full width write can be initiated by either GW LOW; or by GW HIGH, BWE LOW, and BW
X
LOW.
[+] Feedback
相關(guān)PDF資料
PDF描述
CY7C1484V25-250AXC 72-Mbit (2M x 36/4M x 18) Pipelined DCD Sync SRAM
CY7C1484V25-250AXI 72-Mbit (2M x 36/4M x 18) Pipelined DCD Sync SRAM
CY7C1484V25-250BZC 72-Mbit (2M x 36/4M x 18) Pipelined DCD Sync SRAM
CY7C1484V25-250BZI 72-Mbit (2M x 36/4M x 18) Pipelined DCD Sync SRAM
CY7C1484V25-250BZXC 72-Mbit (2M x 36/4M x 18) Pipelined DCD Sync SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C149 WAF 制造商:Cypress Semiconductor 功能描述:
CY7C149-45PC 功能描述:1KX4 18-PIN SRAM RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲器:EEPROMs - 串行 存儲器類型:EEPROM 存儲容量:4K (512 x 8) 速度:400kHz 接口:I²C,2 線串口 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:8-MFP 包裝:帶卷 (TR)
CY7C150-10DC 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C150-15PC 制造商:Rochester Electronics LLC 功能描述:4K (1K X 4)- 24 PIN 300 MIL SEPARATE I/O & RESET SRAM - Bulk
CY7C15025PC 制造商:CYPRESS 功能描述:*