參數(shù)資料
型號(hào)： CY7C1485V25-250BZXI
廠商： CYPRESS SEMICONDUCTOR CORP
元件分類： DRAM
英文描述： 72-Mbit (2M x 36/4M x 18) Pipelined DCD Sync SRAM
中文描述： 4M X 18 CACHE SRAM, 3 ns, PBGA165
封裝： 15 X 17 MM, 1.40 MM HEIGHT, LEAD FREE, FBGA-165
文件頁(yè)數(shù)： 1/26頁(yè)
文件大小： 906K
代理商： CY7C1485V25-250BZXI
72-Mbit (2M x 36/4M x 18) Pipelined
DCD Sync SRAM
CY7C1484V25
CY7C1485V25
Cypress Semiconductor Corporation
Document #: 38-05286 Rev. *H
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised April 24, 2007
Features
Supports bus operation up to 250 MHz
Available speed grades are 250, 200, and 167 MHz
Registered inputs and outputs for pipelined operation
Optimal for performance (double cycle deselect)
Depth expansion without wait state
2.5V core power supply (V
DD
)
2.5V/1.8V IO supply (V
DDQ
)
Fast clock-to-output times
— 3.0 ns (for 250-MHz device)
Provide high performance 3-1-1-1 access rate
User selectable burst counter supporting Intel
Pentium
interleaved or linear burst sequences
Separate processor and controller address strobes
Synchronous self timed writes
Asynchronous output enable
CY7C1484V25
,
CY7C1485V25
available in JEDEC-
standard Pb-free 100-pin TQFP, Pb-free and non-Pb-free
165-ball FBGA package
IEEE 1149.1 JTAG-Compatible Boundary Scan
“ZZ” Sleep Mode option
Functional Description
[1]
The CY7C1484V25/CY7C1485V25 SRAM integrates 2M x
36/4M x 18 SRAM cells with advanced synchronous
peripheral circuitry and a two-bit counter for internal burst
operation. All synchronous inputs are gated by registers
controlled by a positive-edge-triggered Clock Input (CLK). The
synchronous inputs include all addresses, all data inputs,
address-pipelining Chip Enable (CE
1
), depth-expansion Chip
Enables (CE
2
and
CE
3
), Burst Control inputs (ADSC, ADSP,
and ADV), Write Enables (BW
X
and BWE), and Global Write
(GW). Asynchronous inputs include the Output Enable (OE)
and the ZZ pin.
Addresses and chip enables are registered at the rising edge
of clock when either Address Strobe Processor (ADSP) or
Address Strobe Controller (ADSC) are active. Subsequent
burst addresses can be internally generated as controlled by
the Advance pin (ADV).
Address, data inputs, and write controls are registered on-chip
to initiate a self timed write cycle. This part supports byte write
operations (see
“Pin Definitions” on page 5
and
“Truth Table”
on page 8
for further details). Write cycles can be one to four
bytes wide, as controlled by the byte write control inputs. GW
active LOW causes all bytes to be written. This device incor-
porates an additional pipelined enable register, which delays
turning off the output buffers an additional cycle when a
deselect is executed. This feature allows depth expansion
without penalizing system performance.
The CY7C1484V25/CY7C1485V25 operates from a +2.5V
core power supply while all outputs operate with a +2.5V or a
+1.8V supply. All inputs and outputs are JEDEC-standard
JESD8-5-compatible.
Selection Guide
250 MHz
3.0
450
120
200 MHz
3.0
450
120
167 MHz
3.4
400
120
Unit
ns
mA
mA
Maximum Access Time
Maximum Operating Current
Maximum CMOS Standby Current
Note
1. For best practices recommendations, please refer to the Cypress application note
AN1064, SRAM System Guidelines
.
[+] Feedback
相關(guān)PDF資料
PDF描述
CY7C1484V33-167AXC 72-Mbit (2M x 36/4M x 18) Pipelined DCD Sync SRAM
CY7C1484V33-167AXI 72-Mbit (2M x 36/4M x 18) Pipelined DCD Sync SRAM
CY7C1484V33-167BZI 72-Mbit (2M x 36/4M x 18) Pipelined DCD Sync SRAM
CY7C1484V33-167BZXC 72-Mbit (2M x 36/4M x 18) Pipelined DCD Sync SRAM
CY7C1484V33-167BZXI 72-Mbit (2M x 36/4M x 18) Pipelined DCD Sync SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C149 WAF 制造商:Cypress Semiconductor 功能描述:
CY7C149-45PC 功能描述:1KX4 18-PIN SRAM RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類型:EEPROM 存儲(chǔ)容量:4K (512 x 8) 速度:400kHz 接口:I²C，2 線串口 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:8-MFP 包裝:帶卷 (TR)
CY7C150-10DC 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C150-15PC 制造商:Rochester Electronics LLC 功能描述:4K (1K X 4)- 24 PIN 300 MIL SEPARATE I/O & RESET SRAM - Bulk
CY7C15025PC 制造商:CYPRESS 功能描述:*
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*