參數(shù)資料
型號(hào): CY7C1487V33
廠商: Cypress Semiconductor Corp.
元件分類: DRAM
英文描述: 2M x 36/4M x 18/1M x 72 Flow-through SRAM
中文描述: 2米x 36/4M x 18/1M × 72流通過的SRAM
文件頁數(shù): 22/30頁
文件大?。?/td> 638K
代理商: CY7C1487V33
PRELIMINARY
CY7C1481V33
CY7C1483V33
CY7C1487V33
Document #: 38-05284 Rev. *A
Page 22 of 30
Switching Waveforms
Write Cycle Timing
[19,20]
Notes:
19. WE is the combination of BWE, BWx, and GW to define a write cycle (see Write Cycle Descriptions table).
20. WDx stands for Write Data to Address X.
ADSP
CLK
ADSC
ADV
ADD
CE
1
OE
GW
WE
CE
2
CE
3
1a
Data In
t
CYC
t
CH
t
CL
t
ADS
t
ADH
t
ADS
t
ADH
t
ADVS
t
ADVH
WD1
WD2
WD3
t
AH
t
AS
t
WS
t
WH
t
WH
t
WS
t
CES
t
CEH
t
CES
t
CEH
t
CES
t
CEH
2b
3a
Single Write
Burst Write
Unselected
ADSP ignored with CE
1
inactive
CE
1
masks ADSP
= DON
T CARE
= UNDEFINED
Pipelined Write
2a
2c
2d
t
DH
t
DS
High-Z
High-Z
Unselected with CE
2
ADV Must Be Inactive for ADSP Write
ADSC initiated write
相關(guān)PDF資料
PDF描述
CY7C1487V33-100BGC 2M x 36/4M x 18/1M x 72 Flow-through SRAM
CY7C1487V33-117BGC 2M x 36/4M x 18/1M x 72 Flow-through SRAM
CY7C149 1Kx4 Static RAM(1Kx4 靜態(tài) RAM)
CY7C1510AV18 72-Mbit QDR-II⑩ SRAM 2-Word Burst Architecture
CY7C1512AV18-200BZI 72-Mbit QDR-II⑩ SRAM 2-Word Burst Architecture
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C149 WAF 制造商:Cypress Semiconductor 功能描述:
CY7C149-45PC 功能描述:1KX4 18-PIN SRAM RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類型:EEPROM 存儲(chǔ)容量:4K (512 x 8) 速度:400kHz 接口:I²C,2 線串口 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:8-MFP 包裝:帶卷 (TR)
CY7C150-10DC 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C150-15PC 制造商:Rochester Electronics LLC 功能描述:4K (1K X 4)- 24 PIN 300 MIL SEPARATE I/O & RESET SRAM - Bulk
CY7C15025PC 制造商:CYPRESS 功能描述:*