參數資料
型號: CY7C1510V18_06
廠商: Cypress Semiconductor Corp.
英文描述: 72-Mbit QDR-II⑩ SRAM 2-Word Burst Architecture
中文描述: 72兆位QDR - II型⑩SRAM的2字突發(fā)結構
文件頁數: 16/27頁
文件大?。?/td> 458K
代理商: CY7C1510V18_06
CY7C1510V18
CY7C1525V18
CY7C1512V18
CY7C1514V18
Document #: 38-05489 Rev. *D
Page 16 of 27
TAP AC Switching Characteristics
Over the Operating Range
[12, 13]
TAP Timing and Test Conditions
[13]
Parameter
t
TCYC
t
TF
t
TH
t
TL
Set-up Times
t
TMSS
t
TDIS
t
CS
Hold Times
t
TMSH
t
TDIH
t
CH
Output Times
t
TDOV
t
TDOX
Description
Min.
50
Max.
Unit
ns
MHz
ns
ns
TCK Clock Cycle Time
TCK Clock Frequency
TCK Clock HIGH
TCK Clock LOW
20
20
20
TMS Set-up to TCK Clock Rise
TDI Set-up to TCK Clock Rise
Capture Set-up to TCK Rise
5
5
5
ns
ns
ns
TMS Hold after TCK Clock Rise
TDI Hold after Clock Rise
Capture Hold after Clock Rise
5
5
5
ns
ns
ns
TCK Clock LOW to TDO Valid
TCK Clock LOW to TDO Invalid
10
ns
ns
0
Notes:
12.t
and t
refer to the set-up and hold time requirements of latching data from the boundary scan register.
13.Test conditions are specified using the load in TAP AC test conditions. t
R
/t
F
= 1 ns.
(a)
TDO
C
L
= 20 pF
Z
0
= 50
GND
0.9V
50
1.8V
0V
ALL INPUT PULSES
0.9V
Test Clock
TCK
Test Mode Select
TMS
Test Data-In
TDI
Test Data-Out
TDO
t
TCYC
t
TMSH
t
TL
t
TH
t
TMSS
t
TDIS
t
TDIH
t
TDOV
t
TDOX
[+] Feedback
相關PDF資料
PDF描述
CY7C1510V18-167BZI 72-Mbit QDR-II⑩ SRAM 2-Word Burst Architecture
CY7C1510V18-167BZXC 72-Mbit QDR-II⑩ SRAM 2-Word Burst Architecture
CY7C1510V18-167BZXI 72-Mbit QDR-II⑩ SRAM 2-Word Burst Architecture
CY7C1510V18-200BZI 72-Mbit QDR-II⑩ SRAM 2-Word Burst Architecture
CY7C1510V18-200BZXC 72-Mbit QDR-II⑩ SRAM 2-Word Burst Architecture
相關代理商/技術參數
參數描述
CY7C15121TC 制造商:Cypress Semiconductor 功能描述:
CY7C15121YC 制造商:Cypress Semiconductor 功能描述:
CY7C15121YC-GBBC 制造商:Cypress Semiconductor 功能描述:
CY7C1512-20VC 制造商:Cypress Semiconductor 功能描述:
CY7C1512-25SC 制造商:Rochester Electronics LLC 功能描述:- Bulk