參數(shù)資料
型號(hào): CY7C1510V18-200BZXC
廠(chǎng)商: CYPRESS SEMICONDUCTOR CORP
元件分類(lèi): DRAM
英文描述: 72-Mbit QDR-II⑩ SRAM 2-Word Burst Architecture
中文描述: 8M X 8 QDR SRAM, 0.45 ns, PBGA165
封裝: 15 X 17 MM, 1.40 MM HEIGHT, LEAD FREE, MO-216, FBGA-165
文件頁(yè)數(shù): 14/27頁(yè)
文件大?。?/td> 458K
代理商: CY7C1510V18-200BZXC
CY7C1510V18
CY7C1525V18
CY7C1512V18
CY7C1514V18
Document #: 38-05489 Rev. *D
Page 14 of 27
TAP Controller State Diagram
[10]
Note:
10.The 0/1 next to each state represents the value at TMS at the rising edge of TCK.
TEST-LOGIC
RESET
0
TEST-LOGIC/
IDLE
SELECT
DR-SCAN
CAPTURE-DR
SHIFT-DR
EXIT1-DR
PAUSE-DR
EXIT2-DR
UPDATE-DR
SELECT
IR-SCAN
CAPTURE-IR
SHIFT-IR
EXIT1-IR
PAUSE-IR
EXIT2-IR
UPDATE-IR
1
0
1
1
0
1
0
1
0
0
0
1
1
1
0
1
0
1
0
0
0
1
0
1
1
0
1
0
0
1
1
[+] Feedback
相關(guān)PDF資料
PDF描述
CY7C1510V18-200BZXI 72-Mbit QDR-II⑩ SRAM 2-Word Burst Architecture
CY7C1510V18-250BZI 72-Mbit QDR-II⑩ SRAM 2-Word Burst Architecture
CY7C1510V18-250BZXC 72-Mbit QDR-II⑩ SRAM 2-Word Burst Architecture
CY7C1510V18-250BZXI 72-Mbit QDR-II⑩ SRAM 2-Word Burst Architecture
CY7C1510V18-278BZC 72-Mbit QDR-II⑩ SRAM 2-Word Burst Architecture
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C15121TC 制造商:Cypress Semiconductor 功能描述:
CY7C15121YC 制造商:Cypress Semiconductor 功能描述:
CY7C15121YC-GBBC 制造商:Cypress Semiconductor 功能描述:
CY7C1512-20VC 制造商:Cypress Semiconductor 功能描述:
CY7C1512-25SC 制造商:Rochester Electronics LLC 功能描述:- Bulk