參數(shù)資料
型號: CY7C1510V18-250BZXC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: DRAM
英文描述: 72-Mbit QDR-II⑩ SRAM 2-Word Burst Architecture
中文描述: 8M X 8 QDR SRAM, 0.45 ns, PBGA165
封裝: 15 X 17 MM, 1.40 MM HEIGHT, LEAD FREE, MO-216, FBGA-165
文件頁數(shù): 15/27頁
文件大?。?/td> 458K
代理商: CY7C1510V18-250BZXC
CY7C1510V18
CY7C1525V18
CY7C1512V18
CY7C1514V18
Document #: 38-05489 Rev. *D
Page 15 of 27
TAP Controller Block Diagram
TAP Electrical Characteristics
Over the Operating Range
[16,19,11]
0
0
1
2
.
.
29
30
31
Boundary Scan Register
Identification Register
0
1
2
.
.
.
.
106
0
1
2
Instruction Register
Bypass Register
Selection
Circuitry
Selection
Circuitry
TAP Controller
TDI
TDO
TCK
TMS
Parameter
V
OH1
V
OH2
V
OL1
V
OL2
V
IH
V
IL
I
X
Note:
11. These characteristics pertain to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in the Electrical Characteristics table.
Description
Test Conditions
I
OH
=
–2.0 mA
I
OH
=
–100
μ
A
I
OL
= 2.0 mA
I
OL
= 100
μ
A
Min.
1.4
1.6
Max.
Unit
V
V
V
V
V
V
μ
A
Output HIGH Voltage
Output HIGH Voltage
Output LOW Voltage
Output LOW Voltage
Input HIGH Voltage
Input LOW Voltage
Input and OutputLoad Current
0.4
0.2
0.65V
DD
–0.3
5
V
DD
+ 0.3
0.35V
DD
5
GND
V
I
V
DD
[+] Feedback
相關(guān)PDF資料
PDF描述
CY7C1510V18-250BZXI 72-Mbit QDR-II⑩ SRAM 2-Word Burst Architecture
CY7C1510V18-278BZC 72-Mbit QDR-II⑩ SRAM 2-Word Burst Architecture
CY7C1510V18-278BZI 72-Mbit QDR-II⑩ SRAM 2-Word Burst Architecture
CY7C1510V18-278BZXC 72-Mbit QDR-II⑩ SRAM 2-Word Burst Architecture
CY7C1510V18-278BZXI 72-Mbit QDR-II⑩ SRAM 2-Word Burst Architecture
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C15121TC 制造商:Cypress Semiconductor 功能描述:
CY7C15121YC 制造商:Cypress Semiconductor 功能描述:
CY7C15121YC-GBBC 制造商:Cypress Semiconductor 功能描述:
CY7C1512-20VC 制造商:Cypress Semiconductor 功能描述:
CY7C1512-25SC 制造商:Rochester Electronics LLC 功能描述:- Bulk