參數(shù)資料
型號(hào)： CY7C1510V18-300BZXI
廠商： CYPRESS SEMICONDUCTOR CORP
元件分類： DRAM
英文描述： 72-Mbit QDR-II⑩ SRAM 2-Word Burst Architecture
中文描述： 8M X 8 QDR SRAM, 0.45 ns, PBGA165
封裝： 15 X 17 MM, 1.40 MM HEIGHT, LEAD FREE, MO-216, FBGA-165
文件頁(yè)數(shù)： 10/27頁(yè)
文件大?。?/td> 458K
代理商： CY7C1510V18-300BZXI
CY7C1510V18
CY7C1525V18
CY7C1512V18
CY7C1514V18
Document #: 38-05489 Rev. *D
Page 10 of 27
Write Cycle Descriptions
(CY7C1510V18 and CY7C1512V18)
[3, 9]
BWS
0
/
NWS
0
L
BWS
1
/
NWS
1
L
K
K
–
Comments
L-H
During the Data portion of a Write sequence
:
CY7C1510V18
both nibbles (D
[7:0]
) are written into the device,
CY7C1512V18
both bytes (D
[17:0]
) are written into the device.
L-H During the Data portion of a Write sequence
:
CY7C1510V18
both nibbles (D
[7:0]
) are written into the device,
CY7C1512V18
both bytes (D
[17:0]
) are written into the device.
–
During the Data portion of a Write sequence
:
CY7C1510V18
only the lower nibble (D
[3:0]
) is written into the device. D
[7:4]
will
remain unaltered,
CY7C1512V18
only the lower byte (D
[8:0]
) is written into the device. D
[17:9]
will
remain unaltered.
L
L
–
L
H
L-H
L
H
–
L-H During the Data portion of a Write sequence
:
CY7C1510V18
only the lower nibble (D
[3:0]
) is written into the device. D
[7:4]
will
remain unaltered,
CY7C1512V18
only the lower byte (D
[8:0]
) is written into the device. D
[17:9]
will
remain unaltered.
H
L
L-H
–
During the Data portion of a Write sequence
:
CY7C1510V18
only the upper nibble (D
[7:4]
) is written into the device. D
[3:0]
will
remain unaltered,
CY7C1512V18
only the upper byte (D
[17:9]
) is written into the device. D
[8:0]
will
remain unaltered.
H
L
–
L-H During the Data portion of a Write sequence
:
CY7C1510V18
only the upper nibble (D
[7:4]
) is written into the device. D
[3:0]
will
remain unaltered,
CY7C1512V18
only the upper byte (D
[17:9]
) is written into the device. D
[8:0]
will
remain unaltered.
H
H
L-H
–
No data is written into the devices during this portion of a write operation.
H
H
–
L-H No data is written into the devices during this portion of a write operation.
Write Cycle Descriptions
(CY7C1514V18)
[3, 9]
BWS
0
BWS
1
L
BWS
2
L
BWS
3
L
K
K
-
Comments
L
L-H
During the Data portion of a Write sequence, all four bytes (D
[35:0]
) are written
into the device.
L
L
L
L
-
L-H During the Data portion of a Write sequence, all four bytes (D
[35:0]
) are written
into the device.
L
H
H
H
L-H
-
During the Data portion of a Write sequence, only the lower byte (D
[8:0]
) is written
into the device. D
[35:9]
will remain unaltered.
L-H During the Data portion of a Write sequence, only the lower byte (D
[8:0]
) is written
into the device. D
[35:9]
will remain unaltered.
-
During the Data portion of a Write sequence, only the byte (D
[17:9]
) is written into
the device. D
[8:0]
and D
[35:18]
will remain unaltered.
L-H During the Data portion of a Write sequence, only the byte (D
[17:9]
) is written into
the device. D
[8:0]
and D
[35:18]
will remain unaltered.
-
During the Data portion of a Write sequence, only the byte (D
[26:18]
) is written into
the device. D
[17:0]
and D
[35:27]
will remain unaltered.
L-H During the Data portion of a Write sequence, only the byte (D
[26:18]
) is written into
the device. D
[17:0]
and D
[35:27]
will remain unaltered.
L
H
H
H
-
H
L
H
H
L-H
H
L
H
H
-
H
H
L
H
L-H
H
H
L
H
-
Note:
9. Assumes a Write cycle was initiated per the Write Port Cycle Description Truth Table. NWS
0,
NWS
1,
BWS
0
,BWS
1
,BWS
2
and BWS
3
can be altered on different
portions of a write cycle, as long as the set-up and hold requirements are achieved.
[+] Feedback
相關(guān)PDF資料
PDF描述
CY7C1512V18-167BZI 72-Mbit QDR-II⑩ SRAM 2-Word Burst Architecture
CY7C1512V18-167BZXC 72-Mbit QDR-II⑩ SRAM 2-Word Burst Architecture
CY7C1512V18-167BZXI 72-Mbit QDR-II⑩ SRAM 2-Word Burst Architecture
CY7C1512V18-200BZI 72-Mbit QDR-II⑩ SRAM 2-Word Burst Architecture
CY7C1512V18-200BZXC 72-Mbit QDR-II⑩ SRAM 2-Word Burst Architecture
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C15121TC 制造商:Cypress Semiconductor 功能描述:
CY7C15121YC 制造商:Cypress Semiconductor 功能描述:
CY7C15121YC-GBBC 制造商:Cypress Semiconductor 功能描述:
CY7C1512-20VC 制造商:Cypress Semiconductor 功能描述:
CY7C1512-25SC 制造商:Rochester Electronics LLC 功能描述:- Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*