參數(shù)資料
型號(hào): CY7C1511V18-278BZC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: DRAM
英文描述: 72-Mbit QDR⑩- II SRAM 4-Word Burst Architecture
中文描述: 8M X 8 QDR SRAM, 0.45 ns, PBGA165
封裝: 15 X 17 MM, 1.40 MM HEIGHT, MO-216, FBGA-165
文件頁(yè)數(shù): 23/28頁(yè)
文件大?。?/td> 426K
代理商: CY7C1511V18-278BZC
CY7C1511V18
CY7C1526V18
CY7C1513V18
CY7C1515V18
Document #: 38-05363 Rev. *D
Page 23 of 28
t
CQD
t
CQDOH
t
CQHQV
t
CQHQX
Echo Clock High to Data Valid
Echo Clock High to Data
Invalid
Clock (C and C) Rise to
High-Z
(Active to High-Z)
[27, 28]
Clock (C and C) Rise to
Low-Z
[27, 28]
0.27
0.27
0.30
0.35
0.40
ns
ns
–0.27
–0.27
–0.30
–0.35
–0.40
t
CHZ
t
CHQZ
0.45
0.45
0.45
0.45
0.50
ns
t
CLZ
t
CHQX1
–0.45
–0.45
–0.45
–0.45
–0.50
ns
DLL Timing
t
KC Var
t
KC lock
t
KC Reset
t
KC Var
t
KC lock
t
KC Reset
Clock Phase Jitter
DLL Lock Time (K, C)
K Static to DLL Reset
0.20
0.20
0.20
0.20
0.20
ns
1024
30
1024
30
1024
30
1024
30
1024
30
Cycles
ns
Switching Characteristics
Over the Operating Range
[25, 26]
Cypress
Parameter
Consortium
Parameter
Description
300 MHz
Min. Max. Min. Max. Min. Max. Min. Max. Min. Max.
278 MHz
250 MHz
200 MHz
167 MHz
Unit
[+] Feedback
相關(guān)PDF資料
PDF描述
CY7C1511V18-278BZI 72-Mbit QDR⑩- II SRAM 4-Word Burst Architecture
CY7C1511V18-278BZXC 72-Mbit QDR⑩- II SRAM 4-Word Burst Architecture
CY7C1511V18-278BZXI 72-Mbit QDR⑩- II SRAM 4-Word Burst Architecture
CY7C1511V18-300BZC 72-Mbit QDR⑩- II SRAM 4-Word Burst Architecture
CY7C1511V18-300BZI 72-Mbit QDR⑩- II SRAM 4-Word Burst Architecture
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C15121TC 制造商:Cypress Semiconductor 功能描述:
CY7C15121YC 制造商:Cypress Semiconductor 功能描述:
CY7C15121YC-GBBC 制造商:Cypress Semiconductor 功能描述:
CY7C1512-20VC 制造商:Cypress Semiconductor 功能描述:
CY7C1512-25SC 制造商:Rochester Electronics LLC 功能描述:- Bulk