參數(shù)資料
型號(hào): CY7C1511V18-300BZXC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: DRAM
英文描述: 72-Mbit QDR⑩- II SRAM 4-Word Burst Architecture
中文描述: 8M X 8 QDR SRAM, 0.45 ns, PBGA165
封裝: 15 X 17 MM, 1.40 MM HEIGHT, LEAD FREE, MO-216, FBGA-165
文件頁(yè)數(shù): 24/28頁(yè)
文件大?。?/td> 426K
代理商: CY7C1511V18-300BZXC
CY7C1511V18
CY7C1526V18
CY7C1513V18
CY7C1515V18
Document #: 38-05363 Rev. *D
Page 24 of 28
Switching Waveforms
[31,32,33]
Read/Write/Deselect Sequence
Notes:
31.Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, i.e, A0+1.
32.Outputs are disabled (High-Z) one clock cycle after a NOP.
33.In this example, if address A2 = A1,then data Q20 = D10 and Q21 = D11. Write data is forwarded immediately as read results. This note applies to the whole diagram.
K
1
2
3
4
5
6
7
RPS
WPS
A
Q
D
C
C
READ
READ
WRITE
WRITE
NOP
NOP
DON’T CARE
UNDEFINED
CQ
CQ
K
A0
A1
tKH
tKHKH
tKL
tCYC
t
tHC
tSA
tHA
A2
SC
t
tHC
SC
A3
tKHCH
tKHCH
tCQD
tCLZ
DOH
tCHZ
t
t
tKL
tCYC
tCCQO
tCCQO
tCQOH
tCQOH
KHKH
KH
Q00
Q03
Q01
Q02
Q20
Q23
Q21
Q22
tCO
tCQDOH
t
D10
D11
D12
D13
tSD
tHD
tSD
tHD
D30
D31
D32
D33
[+] Feedback
相關(guān)PDF資料
PDF描述
CY7C1511V18-300BZXI 72-Mbit QDR⑩- II SRAM 4-Word Burst Architecture
CY7C1513V18-167BZI 72-Mbit QDR⑩- II SRAM 4-Word Burst Architecture
CY7C1513V18-167BZXC 72-Mbit QDR⑩- II SRAM 4-Word Burst Architecture
CY7C1513V18-167BZXI 72-Mbit QDR⑩- II SRAM 4-Word Burst Architecture
CY7C1513V18-200BZI 72-Mbit QDR⑩- II SRAM 4-Word Burst Architecture
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C15121TC 制造商:Cypress Semiconductor 功能描述:
CY7C15121YC 制造商:Cypress Semiconductor 功能描述:
CY7C15121YC-GBBC 制造商:Cypress Semiconductor 功能描述:
CY7C1512-20VC 制造商:Cypress Semiconductor 功能描述:
CY7C1512-25SC 制造商:Rochester Electronics LLC 功能描述:- Bulk