- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379082 > CY7C1515V18-200BZI (CYPRESS SEMICONDUCTOR CORP) 72-Mbit QDR⑩- II SRAM 4-Word Burst Architecture PDF資料下載
參數(shù)資料
| 型號(hào)： | CY7C1515V18-200BZI |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | 72-Mbit QDR⑩- II SRAM 4-Word Burst Architecture |
| 中文描述： | 2M X 36 QDR SRAM, 0.45 ns, PBGA165 |
| 封裝： | 15 X 17 MM, 1.40 MM HEIGHT, MO-216, FBGA-165 |
| 文件頁(yè)數(shù)： | 22/28頁(yè) |
| 文件大?。?/td> | 426K |
| 代理商： | CY7C1515V18-200BZI |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)當(dāng)前第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
CY7C1511V18
CY7C1526V18
CY7C1513V18
CY7C1515V18
Document #: 38-05363 Rev. *D
Page 22 of 28
Switching Characteristics
Over the Operating Range
[25, 26]
Cypress
Parameter
t
POWER
Consortium
Parameter
Description
300 MHz
Min. Max. Min. Max. Min. Max. Min. Max. Min. Max.
1
1
1
278 MHz
250 MHz
200 MHz
167 MHz
Unit
ms
V
DD
(Typical) to the first
Access
[29]
K Clock and C Clock Cycle
Time
Input Clock (K/K; C/C) HIGH 1.32
Input Clock (K/K; C/C) LOW
1
1
t
CYC
t
KHKH
3.30 5.25 3.60 5.25
4.0
6.3
5.0
7.9
6.0
8.4
ns
t
KH
t
KL
t
KHKH
t
KHKL
t
KLKH
t
KHKH
–
–
–
1.4
1.4
1.6
–
–
–
1.6
1.6
1.8
–
–
–
2.0
2.0
2.2
2.4
2.4
2.7
–
–
–
ns
ns
ns
1.32
1.49
–
–
K Clock Rise to K Clock Rise
and C to C Rise
(rising edge to rising edge)
K/K Clock Rise to C/C Clock
Rise
(rising edge to rising edge)
t
KHCH
t
KHCH
0.0
1.45
0.0
1.55
0.0
1.8
0.0
2.2
0.0
2.7
ns
Set-up Times
t
SA
t
AVKH
Address Set-up to K Clock
Rise
0.4
–
0.4
–
0.5
–
0.6
–
0.7
–
ns
t
SC
t
IVKH
Control Set-up to Clock
(K, K, C, C) Rise (RPS, WPS)
Double Data Rate Control
Set-up to Clock (K, K) Rise
(BWS
0
, BWS
1,
BWS
2
3
)
D
[X:0]
Set-up to Clock (K/K)
Rise
0.4
–
0.4
–
0.5
–
0.6
–
0.7
–
ns
t
SCDDR
t
IVKH
0.3
–
0.3
–
0.35
–
0.4
–
0.5
–
ns
t
SD[30]
t
DVKH
0.3
–
0.3
–
0.35
–
0.4
–
0.5
–
ns
Hold Times
t
HA
t
KHAX
Address Hold after Clock
(K/K) Rise
Control Hold after Clock (K
K) Rise (RPS, WPS)
Double Data Rate Control
Hold after Clock (K/K) Rise
(BWS
0
, BWS
1,
BWS
2
, BWS
3
)
D
[X:0]
Hold after Clock (K/K)
Rise
0.4
–
0.4
–
0.5
–
0.6
–
0.7
–
ns
t
HC
t
KHIX
0.4
–
0.4
–
0.5
–
0.6
–
0.7
–
ns
t
HCDDR
t
KHIX
0.3
–
0.3
–
0.35
–
0.4
–
0.5
–
ns
t
HD
t
KHDX
0.3
–
0.3
–
0.35
–
0.4
–
0.5
–
ns
Output Times
t
CO
t
CHQV
C/C Clock Rise (or K/K in
single clock mode) to Data
Valid
Data Output Hold after Output
C/C Clock Rise
(Active to Active)
C/C Clock Rise to Echo Clock
Valid
Echo Clock Hold after C/C
Clock Rise
0.45
0.45
–
0.45
–
0.45
–
0.50
ns
t
DOH
t
CHQX
–0.45
–
–0.45
–
–0.45
–
–0.45
–
–0.50
–
ns
t
CCQO
t
CHCQV
–
0.45
–
0.45
–
0.45
–
0.45
–
0.50
ns
t
CQOH
t
CHCQX
–0.45
–
–0.45
–
–0.45
–
–0.45
–
–0.50
–
ns
Notes:
26.All devices can operate at clock frequencies as low as 119 MHz. When a part with a maximum frequency above 167 MHz is operating at a lower clock frequency,
it requires the input timings of the frequency range in which it is being operated and will output data with the output timings of that frequency range.
27.t
, t
, are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured
±
100 mV from steady-state voltage.
28.At any given voltage and temperature t
is less than t
and t
less than t
.
29.This part has a voltage regulator internally; t
POWER
is the time that the power needs to be supplied above V
DD
minimum initially before a read or write operation
can be initiated.
30.For D0 data signal on CY7C1526V18 device, t
SD
is 0.5 ns for 200 MHz, 250 MHz, 278 MHz and 300 MHz frequencies.
[+] Feedback
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C1515V18-200BZXC | 72-Mbit QDR⑩- II SRAM 4-Word Burst Architecture |
| CY7C1515V18-200BZXI | 72-Mbit QDR⑩- II SRAM 4-Word Burst Architecture |
| CY7C1515V18-250BZI | 72-Mbit QDR⑩- II SRAM 4-Word Burst Architecture |
| CY7C1515V18-250BZXC | 72-Mbit QDR⑩- II SRAM 4-Word Burst Architecture |
| CY7C1515V18-250BZXI | 72-Mbit QDR⑩- II SRAM 4-Word Burst Architecture |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C1515V18-250BZC | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 2M x 36 1.8V QDR 靜態(tài)隨機(jī)存取存儲(chǔ)器 COM RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1515V18-250BZCES | 制造商:Cypress Semiconductor 功能描述:SRAM SYNC DUAL 1.8V 72MBIT 2MX36 0.45NS 165FBGA - Bulk |
| CY7C1515V18-250BZXC | 制造商:Cypress Semiconductor 功能描述: |
| CY7C1515ZC | 制造商:Cypress Semiconductor 功能描述: |
| CY7C1518-250BZC | 制造商:Cypress Semiconductor 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。