- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄379094 > CY7C43666AV (Cypress Semiconductor Corp.) 3.3V 4K x36/x18x2 Tri Bus FIFO(3.3V 4K x36/x18x2 三路總線(xiàn)先進(jìn)先出) PDF資料下載
參數(shù)資料
| 型號(hào)： | CY7C43666AV |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 3.3V 4K x36/x18x2 Tri Bus FIFO(3.3V 4K x36/x18x2 三路總線(xiàn)先進(jìn)先出) |
| 中文描述： | 3.3 4K的x36/x18x2三總線(xiàn)的FIFO（3.3 4K的x36/x18x2三路總線(xiàn)先進(jìn)先出） |
| 文件頁(yè)數(shù)： | 8/39頁(yè) |
| 文件大?。?/td> | 573K |
| 代理商： | CY7C43666AV |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)
CY7C43646AV
CY7C43666AV/CY7C43686AV
8
PRELIMINARY
Switching Characteristics
Over the Operating Range
Parameter
f
S
t
CLK
t
CLKH
t
CLKL
t
DS
Description
7C43646/
66/86AV
-7
7C43646/
66/86AV
-10
7C43646/
66/86AV
-15
Unit
MHz
Min.
Max.
133
Min.
Max.
100
Min.
Max.
67
Clock Frequency, CLKA, CLKB, or CLKC
Clock Cycle Time, CLKA, CLKB, or CLKC
7.5
10
15
ns
Pulse Duration, CLKA, CLKB, or CLKC HIGH
3.5
4
6
ns
Pulse Duration, CLKA, CLKB, or CLKC LOW
Set-Up Time, A
0
–
35
before CLKA
↑
,
B
0
–
17
before CLKB
↑
,
and
C
0
–
17
before CLKC
↑
Set-Up Time, CSA, W/RA, ENA, and MBA before CLKA
↑
;
RENB and MBB before CLKB
↑
,
and WENC and MBC before
CLKC
↑
Set-Up Time, MRS1, MRS2, PRS1, or PRS2 LOW before
CLKA
↑
or CLKB
↑
[7]
Set-Up Time, FS0 and FS1 before MRS1 and MRS2 HIGH
3.5
4
6
ns
3
4
5
ns
t
ENS
3
4
5
ns
t
RSTS
2.5
4
5
ns
t
FSS
t
BES
t
SPMS
t
SDS
t
SENS
t
FWS
t
DH
5
7
7.5
ns
Set-Up Time, BE/FWFT before MRS1 and MRS2 HIGH
5
7
7.5
ns
Set-Up Time, SPM before MRS1 and MRS2 HIGH
Set-Up Time, FS0/SD before CLKA
↑
Set-Up Time, FS1/SEN before CLKA
↑
Set-Up Time, FWFT before CLKA
↑
Hold Time, A
0
–
35
before CLKA
↑
,
B
0
–
17
before CLKB
↑
,
and
C
0
–
17
before CLKC
↑
Hold Time, CSA, W/RA, ENA, and MBA before CLKA
↑
; RENB
and MBB before CLKB
↑
,
and WENC and MBC before CLKC
↑
Hold Time, MRS1, MRS2, PRS1, or PRS2 LOW after CLKA
↑
or CLKB
↑
[7]
Hold Time, FS0 and FS1 after MRS1 and MRS2 HIGH
5
7
7.5
ns
3
4
5
ns
3
4
5
ns
0
0
0
ns
0
0
0
ns
t
ENH
1
2
0
ns
t
RSTH
1
1
4
ns
t
FSH
t
BEH
t
SPMH
t
SDH
t
SENH
t
SPH
t
SKEW1[8]
1
1
2
ns
Hold Time, BE/FWFT after MRS1 and MRS2 HIGH
0
0
2
ns
Hold Time, SPM after MRS1 and MRS2 HIGH
Hold Time, FS0/SD after CLKA
↑
Hold Time, FS1/SEN after CLKA
↑
Hold Time, FS1/SEN HIGH after MRS1 and MRS2 HIGH
Skew Time between CLKA
↑
and CLKB
↑
for EFA/ORA,
EFB/ORB, FFA/IRA, and FFC/IRC
Skew Time between CLKA
↑
and CLKB
↑
for AEA, AEB, AFA,
AFC
Access Time, CLKA
↑
to A
0
–
35
and CLKB
↑
to B
0
–
17
Propagation Delay Time, CLKA
↑
to FFA/IRA and CLKB
↑
to
FFC/IRC
Propagation Delay Time, CLKA
↑
to EFA/ORA and CLKB
↑
to
EFB/ORB
Propagation Delay Time, CLKA
↑
to AEA and CLKB
↑
to AEB
Propagation Delay Time, CLKA
↑
to AFA and CLKC
↑
to AFC
0
0
2
ns
0
1
0
ns
5
5
0
ns
2
2
2
ns
7.5
7.5
7.5
ns
t
SKEW2[8]
7
8
12
ns
t
A
t
WFF
1
6
1
8
3
10
ns
1
6
1
8
2
10
ns
t
REF
1
6
1
8
1
10
ns
t
PAE
t
PAF
Notes:
7.
8.
1
6
1
8
1
10
ns
1
6
1
8
1
10
ns
Requirement to count the clock edge as one of at least four needed to reset a FIFO.
Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between the CLKA cycle and the CLKB
cycle.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C43686AV | 3.3V 16K x36/x18x2 Tri Bus FIFO(3.3V 16K x36/x18x2 三路總線(xiàn)先進(jìn)先出) |
| CY7C453 | 2Kx9 Cascadable Clocked FIFOs with Programmable Flags(帶可編程標(biāo)記的2Kx9可級(jí)聯(lián)定時(shí)的先進(jìn)先出) |
| CY7C451 | 512x9 Cascadable Clocked FIFOs with Programmable Flags(帶可編程標(biāo)記的512x9可級(jí)聯(lián)定時(shí)的先進(jìn)先出) |
| CY7C454 | 4Kx9 Cascadable Clocked FIFOs with Programmable Flags(帶可編程標(biāo)記的4Kx9可級(jí)聯(lián)定時(shí)的先進(jìn)先出) |
| CY7C466A | Asynchronous, Cascadable 64K x9 FIFOs(異步，可級(jí)聯(lián)的 64K x9 先進(jìn)先出) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C43682-15AC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY7C43683-10AI | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY7C43683AV-15AC | 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Dual Depth/Width Uni-Dir 16K x 36 128-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:3.3V SYNC FIFO W/BUS MATCHING 16K X36 (NOT IDT COMPAT) - Bulk |
| CY7C43684-10AC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY7C43684AV-10AC | 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Dual Depth/Width Bi-Dir 16K x 36 x 2 128-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:3.3V BIDIR SYNC FIFO W/ BUS MATCHING 16KX32X2 - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。