參數資料
型號: CY7C63801
廠商: Cypress Semiconductor Corp.
英文描述: enCoRe II Low-Speed USB Peripheral Controller(enCoRe II低速USB外設控制器)
中文描述: enCoRe II還低速USB外設控制器(enCoRe II還低速的USB外設控制器)
文件頁數: 6/74頁
文件大小: 1441K
代理商: CY7C63801
CY7C63310
CY7C638xx
Document 38-08035 Rev. *I
Page 6 of 74
6.0
CPU Architecture
This family of microcontrollers is based on a high performance,
8-bit, Harvard-architecture microprocessor. Five registers
control the primary operation of the CPU core. These registers
are affected by various instructions, but are not directly acces-
sible through the register space by the user.
The 16-bit Program Counter Register (CPU_PC) allows for
direct addressing of the full eight Kbytes of program memory
space.
The Accumulator Register (CPU_A) is the general-purpose
register that holds the results of instructions that specify any
of the source addressing modes.
The Index Register (CPU_X) holds an offset value that is used
in the indexed addressing modes. Typically, this is used to
address a block of data within the data memory space.
The Stack Pointer Register (CPU_SP) holds the address of the
current top-of-stack in the data memory space. It is affected by
the PUSH, POP, LCALL, CALL, RETI, and RET instructions,
which manage the software stack. It can also be affected by
the SWAP and ADD instructions.
The Flag Register (CPU_F) has three status bits: Zero Flag bit
[1]; Carry Flag bit [2]; Supervisory State bit [3]. The Global
Interrupt Enable bit [0] is used to globally enable or disable
interrupts. The user cannot manipulate the Supervisory State
status bit [3]. The flags are affected by arithmetic, logic, and
shift operations. The manner in which each flag is changed is
dependent upon the instruction being executed (i.e., AND,
OR, XOR). See
Table 8-1
.
2
4
4
3
8
2
6
P0.5/TIO0
GPIO port 0 bit 5—Configured individually
Alternate function Timer capture inputs or Timer
output TIO0
GPIO port 0 bit 6—Configured individually
Alternate function Timer capture inputs or Timer
output TIO1
GPIO port 0 bit 7—Configured individually
Not present in the 16 pin PDIP or SOIC package
1
3
3
2
7
1
5
P0.6/TIO1
32
2
2
1
6
P0.7
10
11
12
17
19
27
28
29
30
31
16
13
1
12
1
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
Vcc
V
SS
No connect
No connect
No connect
No connect
No connect
No connect
No connect
No connect
No connect
No connect
Supply
Ground
24
16
13
15
12
12
9
17
14
11
8
15
12
Table 5-1. Pin Assignments
(continued)
32
QFN
24
QSOP
24
SOIC
18
SIOC
18
PDIP
16
SOIC
16
PDIP
Name
Description
Table 6-1. CPU Registers and Register Names
Register
Register Name
CPU_F
CPU_PC
CPU_A
CPU_SP
CPU_X
Flags
Program Counter
Accumulator
Stack Pointer
Index
相關PDF資料
PDF描述
CY7C63823 enCoRe II Low-Speed USB Peripheral Controller(enCoRe II低速USB外設控制器)
CY7C63813 enCoRe II Low-Speed USB Peripheral Controller(enCoRe II低速USB外設控制器)
CY7C63833 enCoRe II Low-Speed USB Peripheral Controller(enCoRe II低速USB外設控制器)
CY7C65640-LFXC TetraHub High-speed USB Hub Controller
CY7C65640 TetraHub High-speed USB Hub Controller
相關代理商/技術參數
參數描述
CY7C63801-PXC 功能描述:USB 接口集成電路 4K Flash 256 byte RAM COM RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數據速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20
CY7C63801-SXC 功能描述:USB 接口集成電路 USB Peripheral Cntrl 4K/256 16-SOIC RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數據速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20
CY7C63801-SXCES 制造商:Cypress Semiconductor 功能描述:
CY7C638034-LQXC 功能描述:IC USB CONTROLLER RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
CY7C638034-SXC 功能描述:IC USB CONTROLLERS RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A