- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379096 > CY7C63813 (Cypress Semiconductor Corp.) enCoRe II Low-Speed USB Peripheral Controller(enCoRe II低速USB外設控制器) PDF資料下載
參數(shù)資料
| 型號： | CY7C63813 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | enCoRe II Low-Speed USB Peripheral Controller(enCoRe II低速USB外設控制器) |
| 中文描述： | enCoRe II還低速USB外設控制器（enCoRe II還低速的USB外設控制器） |
| 文件頁數(shù)： | 25/74頁 |
| 文件大?。?/td> | 1441K |
| 代理商： | CY7C63813 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁
CY7C63310
CY7C638xx
Document 38-08035 Rev. *I
Page 25 of 74
11.1
POR occurs every time the power to the device is switched on.
POR is released when the supply is typically 2.6V for the
upward supply transition, with typically 50 mV of hysteresis
during the power-on transient. Bit 4 of the System Status and
Control Register (CPU_SCR) is set to record this event (the
register contents are set to 00010000 by the POR). After a
POR, the microprocessor is held off for approximately 20 ms
for the V
CC
supply to stabilize before executing the first
instruction at address 0x00 in the Flash. If the V
CC
voltage
drops below the POR downward supply trip point, POR is
reasserted. The V
CC
supply needs to ramp linearly from 0 to
4V in less than 200 ms.
Important
: The PORS status bit is set at POR and can only
be cleared by the user. It cannot be set by firmware.
Power-on Reset
11.2
The user has the option to enable the WDT. The WDT is
enabled by clearing the PORS bit. Once the PORS bit is
Watchdog Timer Reset
cleared, the WDT cannot be disabled. The only exception to
this is if a POR event takes place, which will disable the WDT.
The sleep timer is used to generate the sleep time period and
the Watchdog time period. The sleep timer uses the Internal
32-KHz Low-power Oscillator system clock to produce the
sleep time period. The user can program the sleep time period
using the Sleep Timer bits of the OSC_CR0 Register
(
Table 10-4
). When the sleep time elapses (sleep timer
overflows), an interrupt to the Sleep Timer Interrupt Vector will
be generated.
The Watchdog Timer period is automatically set to be three
counts of the Sleep Timer overflows. This represents between
two and three sleep intervals depending on the count in the
Sleep Timer at the previous WDT clear. When this timer
reaches three, a WDR is generated.
The user can either clear the WDT, or the WDT and the Sleep
Timer. Whenever the user writes to the Reset WDT Register
(RES_WDT), the WDT will be cleared. If the data that is written
is the hex value 0x38, the Sleep Timer will also be cleared at
the same time.
Table 11-1. System Status and Control Register (CPU_SCR) [0xFF] [R/W]
Bit #
7
6
5
4
3
2
1
0
Field
GIES
Reserved
WDRS
R/C
[4]
PORS
R/C
[4]
Sleep
Reserved
Stop
Read/Write
R
–
R/W
–
–
R/W
Default
0
0
0
1
0
0
0
0
The bits of the CPU_SCR register are used to convey status and control of events for various functions of an enCoRe II device
Bit 7:
GIES
The Global Interrupt Enable Status bit is a read only status bit and its use is discouraged. The GIES bit is a legacy bit, which
was used to provide the ability to read the GIE bit of the CPU_F register. However, the CPU_F register is now readable. When
this bit is set, it indicates that the GIE bit in the CPU_F register is also set which, in turn, indicates that the microprocessor will
service interrupts
0 = Global interrupts disabled
1 = Global interrupt enabled
Bit 6:
Reserved
Bit 5:
WDRS
The WDRS bit is set by the CPU to indicate that a WDR event has occurred. The user can read this bit to determine the type of
reset that has occurred. The user can clear but not set this bit
0 = No WDR
1 = A WDR event has occurred
Bit 4:
PORS
The PORS bit is set by the CPU to indicate that a POR event has occurred. The user can read this bit to determine the type of
reset that has occurred. The user can clear but not set this bit
0 = No POR
1 = A POR event has occurred. (Note that WDR events will not occur until this bit is cleared)
Bit 3:
SLEEP
Set by the user to enable CPU sleep state. CPU will remain in sleep mode until any interrupt is pending. The Sleep bit is covered
in more detail in the
Sleep Mode
section
0 = Normal operation
1 = Sleep
Bit [2:1]:
Reserved
Bit 0:
STOP
This bit is set by the user to halt the CPU. The CPU will remain halted until a reset (WDR, POR, or external reset) has taken
place. If an application wants to stop code execution until a reset, the preferred method would be to use the HALT instruction
rather than writing to this bit
0 = Normal CPU operation
1 = CPU is halted (not recommended)
Note
4.
C = Clear. This bit can only be cleared by the user and cannot be set by firmware.
相關PDF資料 |
PDF描述 |
|---|---|
| CY7C63833 | enCoRe II Low-Speed USB Peripheral Controller(enCoRe II低速USB外設控制器) |
| CY7C65640-LFXC | TetraHub High-speed USB Hub Controller |
| CY7C65640 | TetraHub High-speed USB Hub Controller |
| CY7C65640-LFC | TetraHub High-speed USB Hub Controller |
| CY4602 | TetraHub High-speed USB Hub Controller |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C63813-PXC | 功能描述:USB 接口集成電路 USB Peripheral Cntrl 8K/256 18-PDIP RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| CY7C63813-PXCES | 制造商:Cypress Semiconductor 功能描述: |
| CY7C63813-SXC | 功能描述:USB 接口集成電路 USB Peripheral Cntrl 8K/256 18-SOIC RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| CY7C63813-SXCES | 制造商:Rochester Electronics LLC 功能描述: 制造商:Cypress Semiconductor 功能描述: |
| CY7C63823-3XWC | 制造商:Cypress Semiconductor 功能描述:USB - Bulk 制造商:Cypress Semiconductor 功能描述:Bulk / USB Low-Speed Peripherals |
發(fā)布緊急采購，3分鐘左右您將得到回復。