參數(shù)資料
型號(hào)： CY8C22113-24SI
廠商： CYPRESS SEMICONDUCTOR CORP
元件分類： 外設(shè)及接口
英文描述： PSoC Mixed Signal Array
中文描述： MULTIFUNCTION PERIPHERAL, PDSO8
封裝： 0.150 INCH, MS-012, SOIC-8
文件頁數(shù)： 267/304頁
文件大小： 2956K
代理商： CY8C22113-24SI
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁當(dāng)前第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁第286頁第287頁第288頁第289頁第290頁第291頁第292頁第293頁第294頁第295頁第296頁第297頁第298頁第299頁第300頁第301頁第302頁第303頁第304頁
December 22, 2003
Document No. 38-12009 Rev. *D
267
CY8C22xxx Preliminary Data Sheet
26. I2C
26.3.2
I2C_SCR Register
This register is the I2C status and control register and is
used to control both Master and Slave data transfer. It con-
tains status bits for determining the state of the current I2C
transfer, and control bits, which determine the actions for the
next byte transfer. At the end of each byte transfer, the I2C
hardware will interrupt the host processor and stall the bus
on the subsequent low of the clock until the host intervenes
with the next command. This register may be read as many
times as necessary, but on a subsequent write, the bus stall
will be released and the current transfer will continue.
There are six status bits: Byte Complete, LRB, Address,
Stop Status, Lost Arb, and Bus Error. These bits have Read/
Clear (R/C) access, which means that they are set by hard-
ware but may be cleared by a write of ‘0’ to the bit position.
Under certain conditions, status is cleared automatically by
the hardware. These cases are noted in
Table 26-5
.
There are two control bits: Transmit and ACK. These bits
have R/W access. These bits may also be cleared by hard-
ware, as noted.
Bit 7: Bus Error.
The Bus Error status detects misplaced
Start or Stop conditions on the bus. These may be due to
noise, rogue devices, or other devices that are not yet syn-
chronized with the I2C bus traffic. According to the I2C
specification mentioned previously, all compatible devices
must reset their interface on a received Start or Stop. This is
a natural thing to do in Slave mode, because a Start will ini-
tiate an address reception and a Stop will idle the Slave. In
the case of a Master, this event will force the Master to
release the bus and idle. However, since a Master does not
respond to external Start or Stop conditions, an immediate
interrupt on this event allows the Master to continue to keep
track of the bus state.
A bus error is defined as follows. A Start is only valid if the
block is idle (Master or Slave) or a Slave receiver is ready to
receive the first bit of a new byte after an ACK. Any other
timing for a Start condition causes the Bus Error bit to be
set. A Stop is only valid if the block is idle or a Slave receiver
is ready to receive the first bit of a new byte after an ACK.
Any other timing for a Stop condition causes the Bus Error
bit to be set.
Bit 6: Lost Arb.
This bit is set when I2C bus contention is
detected, during a Master mode transfer. Contention will
occur when a Master is writing a ‘1’ to the SDA output line
and reading back a ‘0’ on the SDA input line at given sam-
pling point. When this occurs, the block immediately
releases the SDA, but continues clocking to the end of the
current byte. On the resulting byte interrupt, firmware can
determine that arbitration was lost to another master.
Table 26-5. I2C_SCR Status and Control
Register
Bit
0
Access
R/C
Description
Byte Complete
Transmit Mode:
1 = 8 bits of data have been transmitted
and an ACK or NACK has been received.
Receive Mode:
1 = 8 bits of data have been received.
Any Start detect will automatically clear
this bit.
LRB
Last Received Bit. The value of the 9
th
bit
in a Transmit sequence, which is acknowl-
edge bit from the receiver.
0 = Last transmitted byte was ACKed by
the receiver.
1 = Last transmitted byte was NACKed by
the receiver.
Any Start detect will automatically clear
this bit.
Transmit
0 = Receive Mode.
1 = Transmit Mode.
This bit is set by firmware to define the
direction of the byte transfer.
Any Start detect will automatically clear
this bit.
Address
1 = The transmitted or received byte is an
address.
This status bit must be cleared by firmware
with write of ‘0’ to the bit position.
Mode
Master/
Slave
1
R/C
Master/
Slave
2
R/W
Master/
Slave
3
R/C
Master/
Slave
4
R/W
ACK
Acknowledge Out
0 = NACK the last received byte.
1 = ACK the last received byte.
This bit is automatically cleared by hard-
ware on the following Byte Complete
event.
Stop Status
1 = A Stop condition was detected.
This status bit must be cleared by firmware
with write of ‘0’ to the bit position. It is
never cleared by the hardware.
Lost Arb
1 = Lost Arbitration.
This bit is set immediately on lost arbitra-
tion; however, it does not cause an inter-
rupt. This status may be checked after the
following Byte Complete interrupt.
Any Start detect will automatically clear
this bit.
Bus Error
1 = A misplaced Start or Stop condition
was detected.
This status bit must be cleared by firmware
with write of ‘0’ to the bit position. It is
never cleared by the hardware.
Master/
Slave
5
R/C
Master/
Slave
6
R/C
Master
Only
7
R/C
Master
Only
Table 26-5. I2C_SCR Status and Control
Register
(continued)
Bit
Access
Description
Mode
相關(guān)PDF資料
PDF描述
CY8C22213 PSoC Mixed Signal Array
CY8C22213-24LFI PSoC Mixed Signal Array
CY8C22213-24PI PSoC Mixed Signal Array
CY8C22213-24PVI PSoC Mixed Signal Array
CY8C22213-24SI PSoC Mixed Signal Array
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY8C22113-24SIT 功能描述:IC MCU 2K FLASH 256B 8-SOIC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:PSOC®1 CY8C22xxx 標(biāo)準(zhǔn)包裝:60 系列:BlueStreak ; LH7 核心處理器:ARM7 芯體尺寸:32-位 速度:84MHz 連通性:EBI/EMI，SPI，SSI，SSP，UART/USART 外圍設(shè)備:欠壓檢測/復(fù)位，DMA，LCD，POR，PWM，WDT 輸入/輸出數(shù):76 程序存儲(chǔ)器容量:- 程序存儲(chǔ)器類型:ROMless EEPROM 大小:- RAM 容量:32K x 8 電壓 - 電源 (Vcc/Vdd):1.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:144-LQFP 包裝:托盤
CY8C22213 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:PSoC⑩ Mixed Signal Array
CY8C22213-24LFI 功能描述:IC MCU 2K FLASH 256B 32VQFN RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:PSOC®1 CY8C22xxx 標(biāo)準(zhǔn)包裝:250 系列:LPC11Uxx 核心處理器:ARM? Cortex?-M0 芯體尺寸:32-位 速度:50MHz 連通性:I²C，Microwire，SPI，SSI，SSP，UART/USART，USB 外圍設(shè)備:欠壓檢測/復(fù)位，POR，WDT 輸入/輸出數(shù):40 程序存儲(chǔ)器容量:96KB（96K x 8） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:4K x 8 RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):1.8 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-LQFP 包裝:托盤 其它名稱:568-9587
CY8C22213-24PI 功能描述:IC MCU 2K FLASH 256B 20-DIP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:PSOC®1 CY8C22xxx 標(biāo)準(zhǔn)包裝:250 系列:LPC11Uxx 核心處理器:ARM? Cortex?-M0 芯體尺寸:32-位 速度:50MHz 連通性:I²C，Microwire，SPI，SSI，SSP，UART/USART，USB 外圍設(shè)備:欠壓檢測/復(fù)位，POR，WDT 輸入/輸出數(shù):40 程序存儲(chǔ)器容量:96KB（96K x 8） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:4K x 8 RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):1.8 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-LQFP 包裝:托盤 其它名稱:568-9587
CY8C22213-24PVI 功能描述:IC MCU 2K FLASH 256B 20-SSOP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:PSOC®1 CY8C22xxx 標(biāo)準(zhǔn)包裝:60 系列:BlueStreak ; LH7 核心處理器:ARM7 芯體尺寸:32-位 速度:84MHz 連通性:EBI/EMI，SPI，SSI，SSP，UART/USART 外圍設(shè)備:欠壓檢測/復(fù)位，DMA，LCD，POR，PWM，WDT 輸入/輸出數(shù):76 程序存儲(chǔ)器容量:- 程序存儲(chǔ)器類型:ROMless EEPROM 大小:- RAM 容量:32K x 8 電壓 - 電源 (Vcc/Vdd):1.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:144-LQFP 包裝:托盤
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*