- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379097 > CY8C22213-24PVIT (CYPRESS SEMICONDUCTOR CORP) PSoC Mixed Signal Array PDF資料下載
參數(shù)資料
| 型號： | CY8C22213-24PVIT |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | PSoC Mixed Signal Array |
| 中文描述： | MULTIFUNCTION PERIPHERAL, PDSO20 |
| 封裝： | 0.210 INCH, SSOP-20 |
| 文件頁數(shù)： | 268/304頁 |
| 文件大?。?/td> | 2956K |
| 代理商： | CY8C22213-24PVIT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁當(dāng)前第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁第286頁第287頁第288頁第289頁第290頁第291頁第292頁第293頁第294頁第295頁第296頁第297頁第298頁第299頁第300頁第301頁第302頁第303頁第304頁
26. I2C
CY8C22xxx Preliminary Data Sheet
268
Document No. 38-12009 Rev. *D
December 22, 2003
The sequence occurs differently between Master transmitter
and Master receiver. As a transmitter, the contention will
occur on a data bit. On the subsequent Byte Complete inter-
rupt, the Lost Arbitration status will be set. In receiver mode,
the contention will occur on the ACK bit. The Master that
NACKed the last reception will lose the arbitration. However,
the hardware will shift in the next byte in response to the
winning Master’s ACK, so that a subsequent Byte Complete
interrupt occurs. At this point, the losing Master can read the
Lost Arbitration status. Contention is checked only at the
eight data bit sampling points and one ACK bit sampling
point.
Bit 5: Stop Status.
Stop status is set on detection of an I2C
Stop condition. This bit is sticky, which means that it will
remain set until a ‘0’ is written back to it by the firmware.
This bit may only be cleared if Byte Complete status is set. If
the Stop Interrupt Enable bit is set, an interrupt will also be
generated on Stop detection. It is never automatically
cleared.
Using this bit, a Slave can distinguish between a previous
Stop or Restart on a given address byte interrupt. In Master
mode, this bit may be used in conjunction with the Stop IE
bit, to generate an interrupt when the bus is free. However,
in this case, the bit must have previously been cleared prior
to the reception of the Stop, in order to cause an interrupt.
Bit 4: ACK.
This control bit defines the acknowledge data
bit that will be transmitted out in response to a received
byte. When receiving, a Byte Complete interrupt is gener-
ated after the eighth data bit is received. On the subsequent
write to this register to continue (or terminate) the transfer,
the state of this bit will determine the next bit of data that will
be transmitted. It is active high. A ‘1’ will send an ACK and a
‘0’ will send a NACK.
A Master Receiver normally terminates a transfer, by writing
a ‘0’ (NACK) to this bit. This releases the bus and automati-
cally generates a Stop condition. A Slave Receiver may also
send a NACK, to inform the Master that it cannot receive
any more bytes.
Bit 3: Address.
This bit is set when an address has been
received. This consists of a Start or Restart, and an address
byte. This bit applies to both master and slave.
In Slave mode, when this status is set, firmware will read the
received address from the data register and compare it with
its own address. If the address does not match, the firmware
will write a NACK indication to this register. No further inter-
rupts will occur, until the next Address is received. If the
address does match, firmware must ACK the received byte,
then Byte Complete interrupts will be generated on subse-
quent bytes of the transfer.
This bit will also be set when address transmission is com-
plete in Master mode. If a lost arbitration occurs during the
transmission of a Master address, indicated by the Lost Arb
bit, the block will revert to Slave mode if enabled. This bit
then signifies that the block is being addressed as a slave.
If Slave mode is not enabled, the Byte Complete interrupt
will still occur to inform the Master of Lost Arbitration.
Bit 2: Transmit.
This bit sets the direction of the shifter for
a subsequent byte transfer. The shifter is always shifting in
data from the I2C bus, but a write of ‘1’ enables the output of
the shifter to drive the SDA output line. Since a write to this
register initiates the next transfer, data must be written to the
data register prior to writing this bit. In Receive mode, the
previously received data must have been read from the data
register before this write. In Slave mode, firmware derives
this direction from the R/W bit in the received slave address.
In Master mode, the firmware decides on the direction and
sets it accordingly.
This direction control is only valid for data transfers. The
direction of address bytes is determined by the hardware,
depending on the Master or Slave mode.
The Master Transmitter terminates a transfer by writing a
zero to the transmit bit. This releases the bus and automati-
cally sends a Stop condition, or a Stop/Start or Restart,
depending on the I2C_MSCR control bits.
Bit 1: LRB (Last Received Bit).
This is the last received
bit in response to a previously transmitted byte. In Transmit
mode, the hardware will send a byte from the data register
and clock in an acknowledge bit from the receiver. On the
subsequent byte complete interrupt, firmware will check the
value of this bit. A ‘0’ is the ACK value and a ‘1’ is a NACK
value. The meaning of the LRB depends on the current
operating mode.
Master Transmitter:
‘0’: ACK, the Slave has accepted the previous byte. The
Master may send another byte by first writing the byte to the
I2C_DR register and then setting the Transmit bit in the
I2C_SCR register. Optionally, the Master may clear the
transmit bit in the I2C_SCR register. This will automatically
send a Stop. If the Start or Restart bits are set in the
I2C_MSCR register, the Stop may be followed by a Start or
Restart.
‘1’: NACK, the Slave cannot accept any more bytes. A Stop
is automatically generated by the hardware on the subse-
quent write to the I2C_SCR register (regardless of the value
written). However, a Stop/Start or Restart condition may also
be generated, depending on whether firmware has set the
Start or Restart bits in the I2C_MSCR register.
Slave Transmitter:
‘0’: ACK, the Master wants to read another byte. The Slave
should load the next byte into the I2C_DR register and set
the transmit bit in the I2C_SCR register, to continue the
transfer.
‘1’: NACK, the Master is done reading bytes. The Slave will
revert to IDLE state on the subsequent I2C_SCR write
(regardless of the value written).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY8C22113 | PSoC Mixed Signal Array |
| CY8C22113-24PI | PSoC Mixed Signal Array |
| CY8C22113-24SI | PSoC Mixed Signal Array |
| CY8C22213 | PSoC Mixed Signal Array |
| CY8C22213-24LFI | PSoC Mixed Signal Array |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY8C22213-24SI | 功能描述:IC MCU 2K FLASH 256B 20-SOIC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:PSOC®1 CY8C22xxx 標(biāo)準(zhǔn)包裝:60 系列:PSOC® 3 CY8C38xx 核心處理器:8051 芯體尺寸:8-位 速度:67MHz 連通性:EBI/EMI，I²C，LIN，SPI，UART/USART 外圍設(shè)備:電容感應(yīng)，DMA，LCD，POR，PWM，WDT 輸入/輸出數(shù):25 程序存儲器容量:64KB（64K x 8） 程序存儲器類型:閃存 EEPROM 大小:2K x 8 RAM 容量:8K x 8 電壓 - 電源 (Vcc/Vdd):1.71 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 2x20b，D/A 4x8b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-VFQFN 裸露焊盤 包裝:托盤 |
| CY8C22213-24SIT | 功能描述:IC MCU 2K FLASH 256B 20-SOIC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:PSOC®1 CY8C22xxx 標(biāo)準(zhǔn)包裝:60 系列:BlueStreak ; LH7 核心處理器:ARM7 芯體尺寸:32-位 速度:84MHz 連通性:EBI/EMI，SPI，SSI，SSP，UART/USART 外圍設(shè)備:欠壓檢測/復(fù)位，DMA，LCD，POR，PWM，WDT 輸入/輸出數(shù):76 程序存儲器容量:- 程序存儲器類型:ROMless EEPROM 大小:- RAM 容量:32K x 8 電壓 - 電源 (Vcc/Vdd):1.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:144-LQFP 包裝:托盤 |
| CY8C22345 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:PSoC Programmable System-on-Chip |
| CY8C22345-12PVXE | 功能描述:可編程片上系統(tǒng) - PSoC M8C 8bit Flash 16KB RoHS:否 制造商:Cypress Semiconductor 核心:8051 處理器系列:CY8C36 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:67 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:4 KB 片上 ADC:Yes 工作電源電壓:0.5 V to 5.5 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:QFN-68 安裝風(fēng)格:SMD/SMT |
| CY8C22345-12PVXET | 功能描述:可編程片上系統(tǒng) - PSoC M8C 8bit Flash 16KB RoHS:否 制造商:Cypress Semiconductor 核心:8051 處理器系列:CY8C36 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:67 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:4 KB 片上 ADC:Yes 工作電源電壓:0.5 V to 5.5 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:QFN-68 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。