
April 14, 2005
Document No. 38-12018 Rev. *F
28
CY8C24794 Final Data Sheet
3. Electrical Specifications
3.4.9
AC I
2
C Specifications
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40
°
C
≤
T
A
≤
85
°
C, or 3.0V to 3.6V and -40
°
C
≤
T
A
≤
85
°
C, respectively. Typical parameters apply to 5V and 3.3V at 25
°
C and
are for design guidance only.
Figure 3-6. Definition for Timing for Fast/Standard Mode on the I
2
C Bus
Table 3-26. AC Characteristics of the I
2
C SDA and SCL Pins for Vdd
Symbol
F
SCLI2C
T
HDSTAI2C
Description
Standard Mode
Min
Fast Mode
Min
Units
kHz
Notes
Max
Max
SCL Clock Frequency
0
100
0
400
Hold Time (repeated) START Condition. After this period,
the first clock pulse is generated.
LOW Period of the SCL Clock
4.0
–
0.6
–
μ
s
T
LOWI2C
T
HIGHI2C
T
SUSTAI2C
T
HDDATI2C
T
SUDATI2C
T
SUSTOI2C
T
BUFI2C
T
SPI2C
4.7
–
1.3
–
μ
s
μ
s
μ
s
μ
s
ns
HIGH Period of the SCL Clock
4.0
–
0.6
–
Set-up Time for a Repeated START Condition
4.7
–
0.6
–
Data Hold Time
0
–
0
–
Data Set-up Time
250
–
100
a
0.6
a. A Fast-Mode I2C-bus device can be used in a Standard-Mode I2C-bus system but the requirement t
SU;DAT
≥
250 ns must then be met. This will automatically be the case if
the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line
t
rmax
+ t
SU;DAT
= 1000 + 250 = 1250 ns (according to the Standard-Mode I2C-bus specification) before the SCL line is released.
–
Set-up Time for STOP Condition
4.0
–
–
μ
s
μ
s
ns
Bus Free Time Between a STOP and START Condition
4.7
–
1.3
–
Pulse Width of spikes are suppressed by the input filter.
–
–
0
50
SDA
SCL
S
Sr
S
P
T
BUFI2C
T
SPI2C
T
HDSTAI2C
T
SUSTOI2C
T
SUSTAI2C
T
LOWI2C
T
HIGHI2C
T
HDDATI2C
T
HDSTAI2C
T
SUDATI2C