參數(shù)資料
型號(hào)： CY8C24794-SPI
廠商： Cypress Semiconductor Corp.
英文描述： Explosion-Proof Limit Switches Series CX: Short Housing: Top Plunger; 1NC 1NO SPDT Snap Action; Number of internal basic switches BZ: 1; 0.75 in - 14NPT conduit
中文描述： PSoCTM混合信號(hào)陣列
文件頁(yè)數(shù)： 15/32頁(yè)
文件大?。?/td> 366K
代理商： CY8C24794-SPI
April 14, 2005
Document No. 38-12018 Rev. *F
15
CY8C24794 Final Data Sheet
3. Electrical Specifications
3.3.4
DC Operational Amplifier Specifications
The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40
°
C
≤
T
A
≤
85
°
C, or 3.0V to 3.6V and -40
°
C
≤
T
A
≤
85
°
C, respectively. Typical parameters apply to 5V and 3.3V at 25
°
C and
are for design guidance only.
The Operational Amplifier is a component of both the Analog Continuous Time PSoC blocks and the Analog Switched Capacitor
PSoC blocks. The guaranteed specifications are measured in the Analog Continuous Time PSoC block.
Table 3-7. 5V DC Operational Amplifier Specifications
Symbol
V
OSOA
Description
Min
Typ
Max
Units
Notes
Input Offset Voltage (absolute value)
Power = Low, Opamp Bias = High
Power = Medium, Opamp Bias = High
Power = High, Opamp Bias = High
Average Input Offset Voltage Drift
–
–
–
–
1.6
1.3
1.2
7.0
10
8
7.5
35.0
mV
mV
mV
μ
V/
o
C
pA
TCV
OSOA
I
EBOA
C
INOA
V
CMOA
Input Leakage Current (Port 0 Analog Pins)
–
20
–
Gross tested to 1
μ
A.
Input Capacitance (Port 0 Analog Pins)
–
4.5
9.5
pF
Package and pin dependent. Temp = 25
o
C.
The common-mode input voltage range is mea-
sured through an analog output buffer. The
specification includes the limitations imposed
by the characteristics of the analog output
buffer.
Common Mode Voltage Range
Common Mode Voltage Range (high power or high
opamp bias)
0.0
0.5
–
–
Vdd
Vdd - 0.5
V
G
OLOA
Open Loop Gain
Power = Low, Opamp Bias = High
Power = Medium, Opamp Bias = High
Power = High, Opamp Bias = High
High Output Voltage Swing (internal signals)
Power = Low, Opamp Bias = High
Power = Medium, Opamp Bias = High
Power = High, Opamp Bias = High
Low Output Voltage Swing (internal signals)
Power = Low, Opamp Bias = High
Power = Medium, Opamp Bias = High
Power = High, Opamp Bias = High
Supply Current (including associated AGND buffer)
Power = Low, Opamp Bias = Low
Power = Low, Opamp Bias = High
Power = Medium, Opamp Bias = Low
Power = Medium, Opamp Bias = High
Power = High, Opamp Bias = Low
Power = High, Opamp Bias = High
Supply Voltage Rejection Ratio
60
60
80
–
–
dB
V
OHIGHOA
Vdd - 0.2
Vdd - 0.2
Vdd - 0.5
–
–
–
–
–
–
V
V
V
V
OLOWOA
–
–
–
–
–
–
0.2
0.2
0.5
V
V
V
I
SOA
–
–
–
–
–
–
65
400
500
800
1200
2400
4600
80
800
900
1000
1600
3200
6400
–
μ
A
μ
A
μ
A
μ
A
μ
A
μ
A
dB
PSRR
OA
Vss
≤
VIN
≤
(Vdd - 2.25) or (Vdd - 1.25V)
≤
VIN
≤
Vdd.
相關(guān)PDF資料
PDF描述
CY8C24794-SPLFX Environmentally sealed limit switch with Leadwire termination, Rotary Roller Lever actuation, Double Pole Double Throw (DPDT) Circuitry, 5 A (Resistive) ampere rating at 28 Vdc, Military Part Number MS21320-1
CY8C24794-SPPVX Environmentally sealed limit switch with Leadwire termination, Rotary Roller Lever actuation, Double Pole Double Throw (DPDT) Circuitry, 5 A (Resistive) ampere rating at 28 Vdc, Military Part Number MS21320-2
CY8C24794-SPPX PSoCTM Mixed-Signal Array
CY8C24794-SPC PSoCTM Mixed-Signal Array
CY8C24794-SPSX PSoCTM Mixed-Signal Array
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY8C24794-SPLFX 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:PSoCTM Mixed-Signal Array
CY8C24794-SPPVX 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:PSoCTM Mixed-Signal Array
CY8C24794-SPPX 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:PSoCTM Mixed-Signal Array
CY8C24794-SPSX 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:PSoCTM Mixed-Signal Array
CY8C24894 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:PSoC㈢ Mixed-Signal Array
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*