參數(shù)資料
型號： CY8C24794-SPPVX
廠商： Cypress Semiconductor Corp.
英文描述： Environmentally sealed limit switch with Leadwire termination, Rotary Roller Lever actuation, Double Pole Double Throw (DPDT) Circuitry, 5 A (Resistive) ampere rating at 28 Vdc, Military Part Number MS21320-2
中文描述： PSoCTM混合信號陣列
文件頁數(shù)： 18/32頁
文件大?。?/td> 366K
代理商： CY8C24794-SPPVX
April 14, 2005
Document No. 38-12018 Rev. *F
18
CY8C24794 Final Data Sheet
3. Electrical Specifications
3.3.6
DC Analog Reference Specifications
The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40
°
C
≤
T
A
≤
85
°
C, or 3.0V to 3.6V and -40
°
C
≤
T
A
≤
85
°
C, respectively. Typical parameters apply to 5V and 3.3V at 25
°
C and
are for design guidance only.
The guaranteed specifications are measured through the Analog Continuous Time PSoC blocks. The power levels for AGND refer to
the power of the Analog Continuous Time PSoC block. The power levels for RefHi and RefLo refer to the Analog Reference Control
register. The limits stated for AGND include the offset error of the AGND buffer local to the Analog Continuous Time PSoC block.
Reference control power is high.
Table 3-11. 5V DC Analog Reference Specifications
Symbol
BG
–
Description
Min
Typ
Max
Units
Bandgap Voltage Reference
AGND = Vdd/2
a
AGND = 2 x BandGap
a
AGND = P2[4] (P2[4] = Vdd/2)
a
AGND = BandGap
a
AGND = 1.6 x BandGap
a
AGND Block to Block Variation (AGND = Vdd/2)
a
RefHi = Vdd/2 + BandGap
1.28
Vdd/2 - 0.04
1.30
Vdd/2 - 0.01
1.32
Vdd/2 + 0.007
V
V
a. AGND tolerance includes the offsets of the local buffer in the PSoC block. Bandgap voltage is 1.3V ± 0.02V.
–
2 x BG - 0.048
2 x BG - 0.030
2 x BG + 0.024
V
–
P2[4] - 0.011
P2[4]
P2[4] + 0.011
V
–
BG - 0.009
BG + 0.008
BG + 0.016
V
–
1.6 x BG - 0.022
1.6 x BG - 0.010
1.6 x BG + 0.018
V
–
-0.034
0.000
0.034
V
–
Vdd
/2 + BG - 0.10
3 x BG - 0.06
2 x BG + P2[6] - 0.113
P2[4] + BG - 0.130
P2[4] + P2[6] - 0.133
3.2 x BG - 0.112
Vdd
/2 - BG - 0.04
BG - 0.06
2 x BG - P2[6] - 0.084
P2[4] - BG - 0.056
P2[4] - P2[6] - 0.057
Vdd
/2 + BG
3 x BG
2 x BG + P2[6] - 0.018
P2[4] + BG - 0.016
P2[4] + P2[6] - 0.016
3.2 x BG
Vdd
/2 - BG
+
0.024
BG
2 x BG - P2[6] + 0.025
P2[4] - BG + 0.026
P2[4] - P2[6] + 0.026
Vdd
/2 + BG + 0.10
3 x BG + 0.06
2 x BG + P2[6] + 0.077
P2[4] + BG + 0.098
P2[4] + P2[6]+ 0.100
3.2 x BG + 0.076
Vdd
/2 - BG + 0.04
BG + 0.06
2 x BG - P2[6] + 0.134
P2[4] - BG + 0.107
P2[4] - P2[6] + 0.110
V
–
–
–
–
–
–
RefHi = 3 x BandGap
RefHi = 2 x BandGap + P2[6] (P2[6] = 1.3V)
RefHi = P2[4] + BandGap (P2[4] = Vdd/2)
RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V)
RefHi = 3.2 x BandGap
RefLo = Vdd/2 – BandGap
V
V
V
V
V
V
–
–
–
–
RefLo = BandGap
RefLo = 2 x BandGap - P2[6] (P2[6] = 1.3V)
RefLo = P2[4] – BandGap (P2[4] = Vdd/2)
RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V)
V
V
V
V
Table 3-12. 3.3V DC Analog Reference Specifications
Symbol
BG
–
Description
Min
Typ
Max
Units
Bandgap Voltage Reference
AGND = Vdd/2
a
AGND = 2 x BandGap
a
AGND = P2[4] (P2[4] = Vdd/2)
AGND = BandGap
a
AGND = 1.6 x BandGap
a
AGND Column to Column Variation (AGND = Vdd/2)
a
RefHi = Vdd/2 + BandGap
RefHi = 3 x BandGap
RefHi = 2 x BandGap + P2[6] (P2[6] = 0.5V)
RefHi = P2[4] + BandGap (P2[4] = Vdd/2)
RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)
RefHi = 3.2 x BandGap
RefLo = Vdd/2 - BandGap
RefLo = BandGap
RefLo = 2 x BandGap - P2[6] (P2[6] = 0.5V)
RefLo = P2[4] – BandGap (P2[4] = Vdd/2)
RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)
1.28
Vdd/2 - 0.03
1.30
Vdd/2 - 0.01
1.32
Vdd/2 + 0.005
V
V
a. AGND tolerance includes the offsets of the local buffer in the PSoC block. Bandgap voltage is 1.3V ± 0.02V.
–
Not Allowed
–
–
P2[4] - 0.008
BG - 0.009
P2[4] + 0.001
BG + 0.005
P2[4] + 0.009
BG + 0.015
V
V
–
1.6 x BG - 0.027
1.6 x BG - 0.010
1.6 x BG + 0.018
V
–
-0.034
0.000
0.034
V
–
–
–
–
–
–
–
–
–
–
–
Not Allowed
Not Allowed
Not Allowed
Not Allowed
P2[4] + P2[6] - 0.075
Not Allowed
Not Allowed
Not Allowed
Not Allowed
Not Allowed
P2[4] - P2[6] - 0.048
P2[4] + P2[6] - 0.009
P2[4] + P2[6] + 0.057
V
P2[4]- P2[6] + 0.022
P2[4] - P2[6] + 0.092
V
相關(guān)PDF資料
PDF描述
CY8C24794-SPPX PSoCTM Mixed-Signal Array
CY8C24794-SPC PSoCTM Mixed-Signal Array
CY8C24794-SPSX PSoCTM Mixed-Signal Array
CY8C27543-24AXI PSoC Mixed Signal Array
CY8C27643-24LFI PSoC Mixed Signal Array
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY8C24794-SPPX 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:PSoCTM Mixed-Signal Array
CY8C24794-SPSX 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:PSoCTM Mixed-Signal Array
CY8C24894 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:PSoC㈢ Mixed-Signal Array
CY8C24894_11 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Automotive PSoC Programmable System-on-Chip Low power at high speed
CY8C24894-24LFXA 功能描述:靜態(tài)隨機存取存儲器 49 I/O 16K FLASH 1K 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*