- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379099 > CYDM128B16 (Cypress Semiconductor Corp.) 1.8V 4K/8K/16K x 16 MoBL㈢ Dual-Port Static RAM PDF資料下載
參數(shù)資料
| 型號： | CYDM128B16 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 1.8V 4K/8K/16K x 16 MoBL㈢ Dual-Port Static RAM |
| 中文描述： | 1.8 4K/8K/16K㈢× 16的MoBL雙端口靜態(tài)存儲器 |
| 文件頁數(shù)： | 5/25頁 |
| 文件大?。?/td> | 583K |
| 代理商： | CYDM128B16 |
CYDM256B16
CYDM128B16
CYDM064B16
Document #: 001-00217 Rev. *E
Page 5 of 25
then the SEM pin must be asserted instead of the CE pin, and
OE must also be asserted.
Interrupts
The upper two memory locations may be used for message
passing. The highest memory location (FFF for the
CYDM064B16, 1FFF for the CYDM128B16, 3FFF for the
CYDM256B16) is the mailbox for the right port and the
second-highest memory location (FFE for the CYDM064B16,
1FFE for the CYDM128B16, 3FFE for the CYDM256B16) is the
mailbox for the left port. When one port writes to the other
port’s mailbox, an interrupt is generated to the owner. The
interrupt is reset when the owner reads the contents of the
mailbox. The message is user-defined.
Each port can read the other port’s mailbox without resetting
the interrupt. The active state of the busy signal (to a port)
prevents the port from setting the interrupt to the winning port.
Also, an active busy to a port prevents that port from reading
its own mailbox and, thus, resetting the interrupt to it.
If an application does not require message passing, do not
connect the interrupt pin to the processor’s interrupt request
input pin. On power up, an initialization program should be run
and the interrupts for both ports must be read to reset them.
The operation of the interrupts and their interaction with Busy
are summarized in
Table 2.
Busy
The CYDM256B16, CYDM128B16, CYDM064B16 provide
on-chip arbitration to resolve simultaneous memory location
access (contention). If both ports’ CEs are asserted and an
address match occurs within t
PS
of each other, the busy logic
will determine which port has access. If t
PS
is violated, one port
will definitely gain permission to the location, but it is not
predictable which port will get that permission. BUSY will be
asserted t
BLA
after an address match or t
BLC
after CE is taken
LOW.
Master/Slave
A M/S pin is provided in order to expand the word width by
configuring the device as either a master or a slave. The BUSY
output of the master is connected to the BUSY input of the
slave. This will allow the device to interface to a master device
with no external components. Writing to slave devices must be
delayed until after the BUSY input has settled (t
BLC
or t
BLA
),
otherwise, the slave chip may begin a write cycle during a
contention situation. When tied HIGH, the M/S pin allows the
device to be used as a master and, therefore, the BUSY line
is an output. BUSY can then be used to send the arbitration
outcome to a slave.
Input Read Register
The Input Read Register (IRR) captures the status of two
external input devices that are connected to the Input Read
pins.
The contents of the IRR read from address x0000 from either
port. During reads from the IRR, DQ0 and DQ1 are valid bits
and DQ<15:2> are don’t care. Writes to address x0000 are not
allowed from either port.
Address x0000 is not available for standard memory accesses
when SFEN = V
IL
. When SFEN = V
IH
, address x0000 is
available for memory accesses.
The inputs will be 1.8V/2.5V LVCMOS or 3.0V LVTTL,
depending on the core voltage supply (V
CC
). Refer to
Table 3
for Input Read Register operation.
IRR is not available in the CYDM256B16, as the IRR pins are
used as extra address pins A
13L
and A
13R
.
Output Drive Register
The Output Drive Register (ODR) determines the state of up
to five external binary state devices by providing a path to V
SS
for the external circuit. These outputs are Open Drain.
The five external devices can operate at different voltages
(1.5V
≤
V
DDIO
≤
3.5V) but the combined current cannot exceed
40 mA (8 mA max for each external device). The status of the
ODR bits are set using standard write accesses from either
port to address x0001 with a “1” corresponding to on and “0”
corresponding to off.
The status of the ODR bits can be read with a standard read
access to address x0001. When SFEN = V
IL
, the ODR is active
and address x0001 is not available for memory accesses.
When SFEN = V
IH
, the ODR is inactive and address x0001 can
be used for standard accesses.
During reads and writes to ODR DQ<4:0> are valid and
DQ<15:5> are don’t care. Refer to
Table 4
for Output Drive
Register operation.
Semaphore Operation
The CYDM256B16, CYDM128B16, CYDM064B16 provide
eight semaphore latches, which are separate from the
dual-port memory locations. Semaphores are used to reserve
resources that are shared between the two ports. The state of
the semaphore indicates that a resource is in use. For
example, if the left port wants to request a given resource, it
sets a latch by writing a zero to a semaphore location. The left
port then verifies its success in setting the latch by reading it.
After writing to the semaphore, SEM or OE must be
deasserted for t
SOP
before attempting to read the semaphore.
The semaphore value will be available t
SWRD
+ t
DOE
after the
rising edge of the semaphore write. If the left port was
successful (reads a zero), it assumes control of the shared
resource, otherwise (reads a one) it assumes the right port has
control and continues to poll the semaphore. When the right
side has relinquished control of the semaphore (by writing a
one), the left side will succeed in gaining control of the
semaphore. If the left side no longer requires the semaphore,
a one is written to cancel its request.
Semaphores are accessed by asserting SEM LOW. The SEM
pin functions as a chip select for the semaphore latches (CE
must remain HIGH during SEM LOW). A
0–2
represents the
semaphore address. OE and R/W are used in the same
manner as a normal memory access. When writing or reading
a semaphore, the other address pins have no effect.
When writing to the semaphore, only I/O
0
is used. If a zero is
written to the left port of an available semaphore, a one will
appear at the same semaphore address on the right port. That
semaphore can now only be modified by the side showing zero
(the left port in this case). If the left port now relinquishes
control by writing a one to the semaphore, the semaphore will
be set to one for both sides. However, if the right port had
requested the semaphore (written a zero) while the left port
had control, the right port would immediately own the
semaphore as soon as the left port released it.
Table 5
shows
sample semaphore operations.
[+] Feedback
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CYII4SC1300AA-QSC | 1.3 MPxl Rolling Shutter CMOS Image Sensor |
| CYII4SD1300AA-QAC | 1.3 MPxl Rolling Shutter CMOS Image Sensor |
| CYII4SM1300AA-HBC | 1.3 MPxl Rolling Shutter CMOS Image Sensor |
| CYII4SM1300AA-QBC | 1.3 MPxl Rolling Shutter CMOS Image Sensor |
| CYII4SM1300AA-QDC | 1.3 MPxl Rolling Shutter CMOS Image Sensor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CYDM128B16-40BVXI | 功能描述:靜態(tài)隨機(jī)存取存儲器 128K 8Kx16 MoBL Dual Port IND RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CYDM128B16-40BVXIT | 功能描述:IC SRAM 128KBIT 40NS 100VFBGA RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 產(chǎn)品變化通告:Product Discontinuation 26/Apr/2010 標(biāo)準(zhǔn)包裝:136 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 同步，DDR II 存儲容量:18M（1M x 18） 速度:200MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.9 V 工作溫度:0°C ~ 70°C 封裝/外殼:165-TBGA 供應(yīng)商設(shè)備封裝:165-CABGA（13x15） 包裝:托盤 其它名稱:71P71804S200BQ |
| CYDM128B16-55BVXC | 制造商:Cypress Semiconductor 功能描述: |
| CYDM128B16-55BVXI | 功能描述:靜態(tài)隨機(jī)存取存儲器 128K 8Kx16 MoBL Dual Port IND RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CYDM128B16-55BVXIT | 功能描述:靜態(tài)隨機(jī)存取存儲器 128K (8Kx16) MoBL Dual-Port RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。