- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379099 > CYIS1SM1000AA-HQC (Cypress Semiconductor Corp.) 1M Pixel Radiation Hard CMOS Image Sensor PDF資料下載
參數(shù)資料
| 型號： | CYIS1SM1000AA-HQC |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 1M Pixel Radiation Hard CMOS Image Sensor |
| 中文描述： | 輻射硬盤100萬像素CMOS圖像傳感器 |
| 文件頁數(shù)： | 7/21頁 |
| 文件大?。?/td> | 611K |
| 代理商： | CYIS1SM1000AA-HQC |
STAR1000
Document Number: 38-05714 Rev. *B
Page 7 of 21
Architecture
Floor Plan
Figure 3. Star1000 Floor Plan
The image sensor contains five sections: the pixel array, the
X- and Y- addressing logic, the column amplifiers, the output
amplifier and the ADC. Figure 3. shows an outline diagram of
the sensor, including an indication of the main control signals.
The following paragraphs explain in more detail the function
and operation of the different imager parts.
Pixel Array
The pixel array contains 1024 by 1024 active pixels at 15
μ
m
pitch. Each pixel contains one photo diode and three
transistors (Figure 4.).
The photo diode is always in reverse bias. At the beginning of
the integration cycle, a pulse is applied to the reset line (gate
of T1) bringing the cathode of D1 to the reset voltage level.
During the integration period, photon-generated electrons
accumulate on the diode capacitance reducing the voltage on
the gate of T2. The real illumination dependent signal is the
difference between the reset level and the output level after
integration. This difference is created in the column amplifiers.
T2 acts as a source follower and T3 allows connection of the
pixel signal (reset level and output level) to the vertical output
bus.
The reset lines and the read lines of the pixels in a row are
connected together to the Y- decoder logic; the outputs of the
pixels in a column are connected together to a column
amplifier.
Figure 4. Architecture of the 3T Pixel
Reset
Reset_DS
Vref
Ld_Y
A0....A9
L
Y Address
Decoder
and Logic
Pixel Array
1024 x 1024 pixels
1024
Rst
1024
Rd
10
Rst
Rd
Col
10-bit ADC
10
D0...D9
Clk_ADC
Ain
S
R
Column Amplifiers
1024
1024
1024
10
10
1024
1024
Clk_X
L
Ld_X
X Register
X Address Decoder
Rst
Sig
Progr. Gain
Amplifier
M
Buffer
Aout
B
C
G
G
A
A
A
S
S
T1
T2
T3
Read
C
Reset
[+] Feedback
相關PDF資料 |
PDF描述 |
|---|---|
| CYK256K16MCBU-55BVXI | 4-Mbit (256K x 16) Pseudo Static RAM |
| CYK256K16MCBU-70BVXI | 4-Mbit (256K x 16) Pseudo Static RAM |
| CYK256K16MCCB | 4-Mbit (256K x 16) Pseudo Static RAM |
| CYK256K16MCCBU-55BVI | 4-Mbit (256K x 16) Pseudo Static RAM |
| CYK256K16MCCBU-60BVI | 4-Mbit (256K x 16) Pseudo Static RAM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CYIS1SM1000-EVAL | 功能描述:光學傳感器開發(fā)工具 1M Pixel Radiation Hard CMOS Img Snsr RoHS:否 制造商:ams 工具用于評估: 接口類型: 最大工作溫度: |
| CYISM530AYXB | 功能描述:時鐘緩沖器 Reduction SSCGs COM RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| CYISM530AYXBT | 功能描述:時鐘緩沖器 Reduction SSCGs COM RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| CYISM530AZXC | 功能描述:時鐘緩沖器 Reduction SSCGs COM RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| CYISM530AZXCT | 功能描述:時鐘緩沖器 Reduction SSCGs COM RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。