- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379099 > CYM1481 (Cypress Semiconductor Corp.) 2048K x 8 SRAM Module(2048K x 8 靜態(tài)RAM模塊) PDF資料下載
參數(shù)資料
| 型號(hào)： | CYM1481 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 2048K x 8 SRAM Module(2048K x 8 靜態(tài)RAM模塊) |
| 中文描述： | 2048K × 8的SRAM模塊（2048K × 8靜態(tài)內(nèi)存模塊） |
| 文件頁(yè)數(shù)： | 1/8頁(yè) |
| 文件大?。?/td> | 248K |
| 代理商： | CYM1481 |
1024K x 8 SRAM Module
2048K x 8 SRAM Module
fax id: 2006
CYM1471
CYM1481
Cypress Semiconductor Corporation
3901 North First Street
San Jose
CA 95134
408-943-2600
October 1990 – Revised January 2, 1997
1CYM1481
Features
High-density 8-/16-megabit SRAM modules
High-speed CMOS SRAMs
—Access time of 70 ns
Low active power
—605 mW (max.), 2M x 8
Double-sided SMD technology
TTL-compatible inputs and outputs
Small footprint SIP
—PCB layout area of 0.72 sq. in.
2V data retention (L version)
Functional Description
The CYM1471 and CYM1481 are high-performance 8-mega-
bit and 16-megabit static RAM modules organized as 1024K
words (1471) or 2048K words (1481) by 8 bits. These modules
are constructed from eight (1471) or sixteen (1481) 128K x 8
SRAMs in plastic surface-mount packages on an epoxy lami-
nate board with pins. On-board decoding selects one of the
SRAMs from the high-order address lines, keeping the re-
maining devices in standby mode for minimum power con-
sumption.
An active LOW write enable signal (WE) controls the writ-
ing/reading operation of the memory. When MS and WE inputs
are both LOW, data on the eight data input/output pins is writ-
ten into the memory location specified on the address pins.
Reading the device is accomplished by selecting the device
and enabling the outputs MS and OE active LOW while WE
remains inactive or HIGH. Under these conditions, the content
of the location addressed by the information on the address
pins is present on the eight data input/output pins.
The input/output pins remain in a high-impedance state unless
the module is selected, outputs are enabled, and write enable
(WE) is HIGH.
/
Logic Block Diagram
Pin Configuration
1471-1
I/O
0
–I/O
7
A
0
–A
16
OE
A
17
–A
20
WE
MS
1471-2
SIP
Top View
128K x 8
SRAM
128K x 8
SRAM
128K x 8
SRAM
128K x 8
SRAM
128K x 8
SRAM
128K x 8
SRAM
128K x 8
SRAM
128K x 8
SRAM
128K x 8
SRAM
128K x 8
SRAM
128K x 8
SRAM
128K x 8
SRAM
128K x 8
SRAM
128K x 8
SRAM
128K x 8
SRAM
128K x 8
SRAM
1 of 8
DECODER
1 of 8
DECODER
17
8
4
CYM1471
30
31
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
36
35
34
33
32
A
20
(1481)
I/O
3
I/O
0
A
1
A
2
A
3
A
4
GND
I/O
5
A
10
A
11
A
5
A
13
A
14
I/O
2
WE
V
CC
A
19
MS (1471)
MS
A
15
A
16
A
12
A
18
A
6
I/O
1
GND
A
0
A
7
A
8
A
9
I/O
7
I/O
4
I/O
6
A
17
V
CC
OE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CYM1831V33 | 64K x 32 3.3V Static RAM Module(64K x 32 3.3V 靜態(tài)RAM模塊) |
| CYM1836V33 | 128K x 32 3.3V Static RAM Module(128K x 32 3.3V 靜態(tài)RAM模塊) |
| CYM1838 | 128K x 32 Static RAM Module(128K x 32 靜態(tài)RAM模塊) |
| CYM1840 | 256K x 32 Static RAM Module(256K x 32 靜態(tài)RAM模塊) |
| CYM1841A | 256K x 32 Static RAM Module(256K x 32 靜態(tài)RAM模塊) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CYM1481A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Memory |
| CYM1481AL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Memory |
| CYM1481ALPS-100C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM Module |
| CYM1481ALPS-120C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM Module |
| CYM1481ALPS-70C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM Module |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。