- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379176 > DS1073 EconOscillator/Divider PDF資料下載
參數(shù)資料
| 型號： | DS1073 |
| 英文描述： | EconOscillator/Divider |
| 中文描述： | EconOscillator /分頻器 |
| 文件頁數(shù)： | 7/18頁 |
| 文件大?。?/td> | 260K |
| 代理商： | DS1073 |
DS1073
7 of 18
Figure 6
SELECT TIMING
If the PDN bit is set to 0, the
PDN
/
SELX
pin can be used to switch between the internal oscillator and an
externalor crystal reference. The “Enabling Sequencer” is again employed to ensure this transition occurs
in a glitch-free fashion. Two asynchronous clock signals are involved, INTCLK is the internal reference
oscillator divided by one or whatever value of M is selected. EXTCLK is the clock signal fed into the
OSCIN pin, or the clock resulting from a crystal connected between OSCIN and XTAL. The behavior of
OUT0 is described in the following paragraphs, the OUT pin will behavior similarly but will be divided
by N.
FROM INTERNAL TO EXTERNAL CLOCK
This is accomplished by a high to low transition on the
SELX
pin. This transition is detected on the
falling edge of INTCLK. The output OUT0 will be held low for a minimum of half the period of
INTCLK (t
I
/2), then if EXTCLK is low it will be routed through to OUT0. If EXTCLK is high the
switching will not occur until EXTCLK returns to a low level.
Figure 7
Depending on the relative timing of the
SELX
signal and the internal clock, there may be up to one full
cycle of t
I
on the output after the falling edge of
SELX
. Then, the “l(fā)ow” time (t
LOW
) between output
pulses will be dependent on the relative timing between t
I
and t
E
. The time interval between the falling
edge of
SELX
and the first rising edge of the externally derived clock is t
SIE
. Approximate maximum and
minimum values of these parameters are:
t
LOW
(min) = t
I
/2
t
LOW
(max) = t
I
/2 + t
E
t
SIE
(min) = t
I
/2
t
SIE
(max) = 3t
I
/2 + t
E
NOTE:
In each case there will be a small additional delay due to internal propagation delays.
t
M
= PERIOD OF MCLK
t
d
= PROP DELAY FROM MCLK TO OUT
t
OUTH
= WIDTH OF OUTPUT PULSE
MAX VALUE OF t
dis
= t
SUEM
+ t
d
+ t
OUTH
+ t
M
MIN VALUE OF t
dis
= t
SUEM
+ t
d
+ t
OUTH
相關PDF資料 |
PDF描述 |
|---|---|
| DS1073M-60 | 3V EconOscillator/Divider |
| DS1073M-66 | Low-Power, Slew-Rate-Limited RS-485/RS-422 Transceivers |
| DS1073M-80 | 1000 Base-T, ±15kV ESD Protection LAN Switches |
| DS1077 | 10/100/1000 Base-T Ethernet LAN Switch |
| DS1086 | 10/100/1000 Base-T Ethernet LAN Switch |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DS10730-030 | 功能描述:可編程振蕩器 RoHS:否 制造商:IDT 封裝 / 箱體:5 mm x 7 mm x 1.5 mm 頻率:15.476 MHz to 866.67, 975 MHz to 1300 MHz 頻率穩(wěn)定性:+/- 50 PPM 電源電壓:3.63 V 負載電容:10 pF 端接類型:SMD/SMT 輸出格式:LVPECL 最小工作溫度:- 40 C 最大工作溫度:+ 85 C 尺寸:7 mm W x 5 mm L x 1.5 mm H 封裝: |
| DS10730-030 DIE | 制造商:Maxim Integrated Products 功能描述: |
| DS1073M-100 | 功能描述:可編程振蕩器 RoHS:否 制造商:IDT 封裝 / 箱體:5 mm x 7 mm x 1.5 mm 頻率:15.476 MHz to 866.67, 975 MHz to 1300 MHz 頻率穩(wěn)定性:+/- 50 PPM 電源電壓:3.63 V 負載電容:10 pF 端接類型:SMD/SMT 輸出格式:LVPECL 最小工作溫度:- 40 C 最大工作溫度:+ 85 C 尺寸:7 mm W x 5 mm L x 1.5 mm H 封裝: |
| DS1073M-60 | 功能描述:可編程振蕩器 RoHS:否 制造商:IDT 封裝 / 箱體:5 mm x 7 mm x 1.5 mm 頻率:15.476 MHz to 866.67, 975 MHz to 1300 MHz 頻率穩(wěn)定性:+/- 50 PPM 電源電壓:3.63 V 負載電容:10 pF 端接類型:SMD/SMT 輸出格式:LVPECL 最小工作溫度:- 40 C 最大工作溫度:+ 85 C 尺寸:7 mm W x 5 mm L x 1.5 mm H 封裝: |
| DS1073M-66 | 功能描述:可編程振蕩器 RoHS:否 制造商:IDT 封裝 / 箱體:5 mm x 7 mm x 1.5 mm 頻率:15.476 MHz to 866.67, 975 MHz to 1300 MHz 頻率穩(wěn)定性:+/- 50 PPM 電源電壓:3.63 V 負載電容:10 pF 端接類型:SMD/SMT 輸出格式:LVPECL 最小工作溫度:- 40 C 最大工作溫度:+ 85 C 尺寸:7 mm W x 5 mm L x 1.5 mm H 封裝: |
發(fā)布緊急采購，3分鐘左右您將得到回復。