- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379184 > DS3154N Single/Dual/Triple/Quad DS3/E3/STS-1 LIUs PDF資料下載
參數(shù)資料
| 型號(hào)： | DS3154N |
| 英文描述： | Single/Dual/Triple/Quad DS3/E3/STS-1 LIUs |
| 中文描述： | 單/雙/三/四DS3/E3/STS-1柳斯 |
| 文件頁數(shù)： | 13/60頁 |
| 文件大?。?/td> | 788K |
| 代理商： | DS3154N |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
DS3151/DS3152/DS3153/DS3154 Single/Dual/Triple/Quad DS3/E3/STS-1 LIUs
13 of 60
Table 4-D. Global Pin Descriptions
I/O
NAME
FUNCTION
HIZ
I
PU
High-Z Enable Input (Active Low, Open Drain)
0 = tri-state all output pins (Note that the
JTRST
pin must be low.)
1 = normal operation
Reset Input (Active Low, Open Drain, Internal 10k Pullup to V
DD
). When this global asynchronous
reset is pulled low, the internal circuitry is reset and the internal registers (CPU bus mode) are forced
to their default values. The device is held in reset as long as
RST
is low.
RST
should be held low for
at least two master clock cycles.
Hardwired Mode Select
0 = CPU bus mode
1 = hardwired mode
See Section
3
for details.
T3 Master Clock. A transmission-quality DS3 (44.736MHz 20ppm, low jitter) clock should be applied
at this pin. Wiring T3MCLK high forces LIUs in DS3 mode to use TCLK for receiver clock and data
recovery.
E3 Master Clock. A transmission-quality E3 (34.368MHz 20ppm, low jitter) clock should be applied
at this pin. Wiring E3MCLK high forces LIUs in E3 mode to use TCLK for receiver clock and data
recovery.
STS-1 Master Clock. A transmission-quality STS-1 (51.840MHz 20ppm, low jitter) clock should be
applied at this pin. Wiring STMCLK high forces LIUs in STS-1 mode to use TCLK for receiver clock
and data recovery.
PRBS Detector Output. This signal reports the status of the PRBS detector. See Section
8
for further
details.
Local Loopback Select, Remote Loopback Select
{LLB, RLB} =
00 = no loopback
01 = remote loopback
10 = analog local loopback
11 = digital local loopback
E3 Mode Enable
0 = DS3 operation
1 = E3 or STS-1 operation
STS-1 Mode Enable
When E3M = 1,
0 = E3 operation
1 = STS-1 operation
When E3M = 0, STS selects the DS3 AIS pattern.
Receiver Binary Framer-Interface Enable
0 = Receiver framer interface is bipolar on the RPOS and RNEG pins. The B3ZS/HDB3 decoder is
disabled.
1 = Receiver framer interface is binary on the RDAT pin with the RLCV pin indicating line-code
violations. The B3ZS/HDB3 encoder is enabled.
Transmitter Binary Framer-Interface Enable
0 = Transmitter framer interface is bipolar on the TPOS and TNEG pins. The B3ZS/HDB3 encoder is
disabled.
1 = Transmitter framer interface is binary on the TDAT pin. (TNEG is ignored and should be wired
low.) The B3ZS/HDB3 encoder is enabled.
Receiver Clock Invert
0 = RPOS/RDAT and RNEG/RLCV update on the falling edge of RCLK.
1 = RPOS/RDAT and RNEG/RLCV update on the rising edge of RCLK.
Transmitter Clock Invert
0 = TPOS/TDAT and TNEG are sampled on the rising edge of TCLK.
1 = TPOS/TDAT and TNEG are sampled on the falling edge of TCLK.
Motorola Bus Mode Enable
0 = Intel bus mode
1 = Motorola bus mode
Address Latch Enable. This signal controls a latch on the A[5:0] inputs. In nonmultiplexed bus
applications, ALE should be wired high to make the latch transparent. In multiplexed bus
applications, A[5:0] should be wired to D[5:0]. The falling edge of ALE latches the address.
Chip Select (Active Low).
CS
must be asserted in order to read or write internal registers.
Write Enable (Active Low) or Read/Write Select. In Intel bus mode (MOT = 0),
WR
is asserted to
write internal registers. In Motorola bus mode (MOT = 1), R/
W
determines the type of bus
RST
I
PU
HW
I
T3MCLK
I
E3MCLK
I
STMCLK
I
PRBSn
O
LLBn,
RLBn
I
E3Mn
I
STSn
I
RBIN
I
TBIN
I
RCINV
I
TCINV
I
MOT
I
ALE
I
CS
I
WR
/ R/
W
I
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS3154DK | Quad DS3/E3/STS-1 LIU Demo Kit |
| DS32KHZ | 32.768kHz Temperature-Compensated Crystal Oscillator |
| DS32kHz-N | 32.768kHz Temperature-Compensated Crystal Oscillator |
| DS3800 | Advanced NV SRAM Battery Cap |
| DS3832C-311 | 3.3V, 32Mb Advanced NV SRAM with Clock |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS3154N# | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Quad DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3154N+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Quad DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3154NA2 | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Quad DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3154NB1 | 制造商:Maxim Integrated Products 功能描述:DS3154B QUAD DS3/E3 LIU IND - Rail/Tube 制造商:Maxim Integrated Products 功能描述:DS3/E3/STS-1 LIUS |
| DS3154NCA2 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。