- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379184 > DS80CH11 System Energy Manager PDF資料下載
參數(shù)資料
| 型號： | DS80CH11 |
| 英文描述： | System Energy Manager |
| 中文描述： | 系統(tǒng)能量管理器 |
| 文件頁數(shù)： | 33/88頁 |
| 文件大小： | 598K |
| 代理商： | DS80CH11 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
DS80CH11
011200 33/88
6.0
2–WIRE SERIAL INTERFACE
6.1
The SEM provides two industry standard 2–Wire serial
interfaces for processor–processor and processor–
slave bi–directional communication. The major fea-
tures of these buses include:
INTRODUCTION
Only two signal lines are required per bus: a serial
clock line (SCL) and a serial data line (SDA).
Each device connected to the bus is software
addressable by a unique address.
Masters can operate as Master–transmitter or Mas-
ter–receiver.
Multiple master capability via collision detection and
arbitration to prevent data corruption if two or more
masters simultaneously initiate a data transfer.
Serial clock synchronization allows devices with dif-
ferent bit rates to communicate via the same serial
bus.
Devices can be added to or removed from the bus
without affecting any other circuit on the bus.
Both on–chip 2–Wire ports support four modes of
operation: Master transmitter, Master receiver, Slave
transmitter, Slave receiver. Byte–oriented data trans-
port, clock generation, address recognition, and bus
control arbitration are all performed by the hardware.
Double–buffering is provided on receive, allowing a full
word time to service the port during multiple byte data
transfers.
Figure 6–1 is a block diagram which illustrates the hard-
ware of both 2–Wire serial ports. For simplicity “x” rep-
resents 1 for Port 1 and 2 for Port 2.
2–WIRE SERIAL PORT BLOCK DIAGRAM
Figure 6–1
ADDRESS
COMPARE
2WSADRx – ADDRESS
REGISTER
EN
2WCONx – CONTROL
REGISTER
EN
2WFSx – FREQUENCY
SELECT
EN
DIVIDE BY
RELOAD VALUE
R/W
09AH
0DAH
R/W
09DH
0D9H
R/W
09CH
0D3H
DIVIDE BY
8 PRESCALE
t
MCLK
2WSTAT1x – STATUS
REGISTER
2WSTAT2x – STATUS
REGISTER
EN
EN
R/W
09EH
0DAH
RD
09FH
0DBH
2WDATx – RECEIVE
DATA BUFFER
EN
RD
09BH
0D2H
SHIFT
REGISTER
WR
09BH
0D2H
EN
MSB
DOUT
DIN
ACK
TIMING &
CONTROL
LOGIC
LSB
ARBITRATION
LOGIC
SERIAL
CLOCK GEN.
SDAx
PIN
SCLx
PIN
INTERNAL
DATA BUS
相關PDF資料 |
PDF描述 |
|---|---|
| DS83C520 | EPROM/ROM High-Speed Micro |
| DS83C520-ECL | EPROM/ROM High-Speed Micro |
| DS83C520-ENL | EPROM/ROM High-Speed Micro |
| DS83C520-MCL | EPROM/ROM High-Speed Micro |
| DS83C520-MNL | EPROM/ROM High-Speed Micro |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DS80CH11+E02 | 制造商:Maxim from Components Direct 功能描述:MAXIM DS80CH11+E02 SYSTEM ENERGY MANAGERS - Trays 制造商:Maxim 功能描述:Maxim DS80CH11+E02 System Energy Managers |
| DS80CH11-E02 | 制造商:Maxim from Components Direct 功能描述:MAXIM DS80CH11-E02 SYSTEM ENERGY MANAGERS - Trays 制造商:Maxim 功能描述:Maxim DS80CH11-E02 System Energy Managers |
| DS80E100 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:5 to 12.5 Gbps, Power-Saver Equalizer for Backplanes and Cables |
| DS80EP100 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:5 to 12.5 Gbps, Power-Saver Equalizer for Backplanes and Cables |
| DS80EP100_08 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:5 to 12.5 Gbps, Power-Saver Equalizer for Backplanes and Cables |
發(fā)布緊急采購，3分鐘左右您將得到回復。