- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379184 > DS80CH11 System Energy Manager PDF資料下載
參數(shù)資料
| 型號： | DS80CH11 |
| 英文描述： | System Energy Manager |
| 中文描述： | 系統(tǒng)能量管理器 |
| 文件頁數(shù)： | 69/88頁 |
| 文件大小： | 598K |
| 代理商： | DS80CH11 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁當(dāng)前第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
DS80CH11
011200 69/88
amplifier by setting the XTOFF bit (PMR.3) to a 1. This
can only be done when XT/RG = 0.
When changing the clock source, the selection will take
effect after a one instruction cycle delay. This applies to
changes from crystal to ring and vise versa. However,
this assumes that the crystal amplifier is running. In
most cases, when the ring is active, software previously
disabled the crystal to save power. If ring operation is
being used and the system must switch to crystal opera-
tion, the crystal must first be enabled. Set the XTOFF bit
to a 0. At this time, the crystal oscillation will begin. The
SEM then provides a warm–up delay to make certain
that the frequency is stable. Hardware will set the
XTUP bit (STATUS.4) to a 1 when the crystal is ready for
use. Then software should write XT/RG to a 1 to begin
operating from the crystal. Hardware prevents writing
XT/RG to a 1 before XTUP = 1. The delay between
XTOFF = 0 and XTUP = 1 will be 65,536 crystal clocks.
Switchback has no effect on the clock source. If soft-
ware selects a reduced clock divider and enables the
ring, a Switchback will only restore the divider speed.
The ring will remain as the time base until altered by soft-
ware. If there is serial activity, Switchback usually
occurs with enough time to create proper baud rates.
This is not true if the crystal is off and the CPU is running
from the ring. If sending a serial character that wakes
the system from crystaless Slow Clock Mode, then it
should be a dummy character of no importance with a
subsequent delay for crystal startup.
The flow chart in Figure 12–1 illustrates a typical deci-
sion set associated with Slow Clock Mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS83C520 | EPROM/ROM High-Speed Micro |
| DS83C520-ECL | EPROM/ROM High-Speed Micro |
| DS83C520-ENL | EPROM/ROM High-Speed Micro |
| DS83C520-MCL | EPROM/ROM High-Speed Micro |
| DS83C520-MNL | EPROM/ROM High-Speed Micro |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS80CH11+E02 | 制造商:Maxim from Components Direct 功能描述:MAXIM DS80CH11+E02 SYSTEM ENERGY MANAGERS - Trays 制造商:Maxim 功能描述:Maxim DS80CH11+E02 System Energy Managers |
| DS80CH11-E02 | 制造商:Maxim from Components Direct 功能描述:MAXIM DS80CH11-E02 SYSTEM ENERGY MANAGERS - Trays 制造商:Maxim 功能描述:Maxim DS80CH11-E02 System Energy Managers |
| DS80E100 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:5 to 12.5 Gbps, Power-Saver Equalizer for Backplanes and Cables |
| DS80EP100 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:5 to 12.5 Gbps, Power-Saver Equalizer for Backplanes and Cables |
| DS80EP100_08 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:5 to 12.5 Gbps, Power-Saver Equalizer for Backplanes and Cables |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。