參數(shù)資料
型號： DSD1608PAH
英文描述： 8-CHANNEL, ENHANCED MULTIFORMAT, DELTA-SIGMA, DIGITAL-TO-ANALOG CONVERTER
中文描述： 8通道，增強多格式，Δ-Σ，數(shù)字模擬轉(zhuǎn)換器
文件頁數(shù)： 25/41頁
文件大?。?/td> 293K
代理商： DSD1608PAH
DSD1608
SLES040
–
JUNE 2002
www.ti.com
25
R/W
Read/Write Mode Select
When R/W = 0, a write operation is performed. When R/W = 1, a read operation is performed.
SRST
System Reset
:PCM/DSD Mode
Default value: 0. This bit is available only in the write mode.
SRST = 1
DAC system is reset once.
The SRST bit allows the user to reset DAC system. This function is same as the power-on reset. When the SRST
is set to 1, one reset pulse is generated internally. It is not necessary to set SRST to 0.
DSD
DSD Mode Control
:PCM/DSD Mode
Default value: 0
DSD = 0
DSD = 1
PCM mode (default)
DSD mode
The DSD bit allows the user to select the operation mode, PCM mode or DSD mode.
AZRO
Zero Flag Output Pin Select
:PCM Mode
Default value: 0
AZRO = 0
When ZREV = 0 and either the channel 1 or channel 2 data is continuously zero, the
ZERO1 and ZERO2 pins go HIGH. When ZREV = 1 and either the channel 1 or
channel 2 data is continuously zero, the ZERO1 and ZERO2 pins go LOW (default).
AZRO = 1
When ZREV = 0 and both the channel 1 and channel 2 data is continuously zero, the
ZERO1 and ZERO2 pins go HIGH. ZERO2 pin stay in LOW. When ZREV = 1 and both
the channel 1 and channel 2 data is continuously zero, the ZERO1 and ZERO2 pins go
LOW.
The AZRO bit allows the user to select the output form of ZERO1 and ZERO2.
ZREV
Zero Flag Polarity Select
:PCM Mode
Default value: 0
ZREV = 0
ZREV = 1
Zero flag pins HIGH at a zero detect (default)
Zero flag pins LOW at a zero detect
The ZREV bit allows the user to select the polarity of zero flag pins.
DRVxx
Output Phase Select
:PCM/DSD Mode
Default value: 0
DRVxx = 0
DRVxx = 1
Normal output (default)
Inverted output
The DRVxx bits control output analog signal phase for channel pairs. The xx suffix in the register name designates
the channel pair: -12 indicates channels 1 and 2; -34 indicates channels 3 and 4; -56 indicates channels 5 and 6; and
-78 indicates channels 7 and 8.
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
Register 13
R/W
0
0
0
1
1
0
1
FS41
FS40
FS31
FS30
FS21
FS20
FS11
FS10
Register 14
R/W
0
0
0
1
1
1
0
FS81
FS80
FS71
FS70
FS61
FS60
FS51
FS50
相關PDF資料
PDF描述
DSD1608PAHR 8-CHANNEL, ENHANCED MULTIFORMAT, DELTA-SIGMA, DIGITAL-TO-ANALOG CONVERTER
DSD1700 Direct Stream Digital⑩ DSD⑩ TM Audio DIGITAL-TO-ANALOG CONVERTER
DSD1700E DIODE - SCHOTTKY, 3A (SMT)
DSD1792 24 bit 192 khz SAMPLING ADVANCED SEGMENT AUDIO STEREO DIGITAL TO ANALOG CONVERTER
DSD1792DB 24 bit 192 khz SAMPLING ADVANCED SEGMENT AUDIO STEREO DIGITAL TO ANALOG CONVERTER
相關代理商/技術參數(shù)
參數(shù)描述
DSD1608PAHG4 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC 24-Bit 8ch Multi-Format DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
DSD1608PAHR 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC 24-Bit 8ch Multi-Format DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
DSD1608PAHRG4 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC 24-Bit 8ch Multi-Format DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
DSD1700 制造商:BB 制造商全稱:BB 功能描述:Direct Stream Digital⑩ DSD⑩ TM Audio DIGITAL-TO-ANALOG CONVERTER
DSD1700E 功能描述:IC DUAL DIFF 5V D/A CONV 28-SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:SoundPlus™ 標準包裝:2,400 系列:- 設置時間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應商設備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:*
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*