- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362579 > E28F016SA-150 (INTEL CORP) 28F016SA 16-MBIT (1 MBIT X 16, 2 MBIT X 8)FlashFile MEMORY PDF資料下載
參數(shù)資料
| 型號： | E28F016SA-150 |
| 廠商： | INTEL CORP |
| 元件分類： | PROM |
| 英文描述： | 28F016SA 16-MBIT (1 MBIT X 16, 2 MBIT X 8)FlashFile MEMORY |
| 中文描述： | 1M X 16 FLASH 12V PROM, 150 ns, PDSO56 |
| 封裝： | 20 X 14 MM, 1.20 MM HEIGHT, TSOP1-56 |
| 文件頁數(shù)： | 23/37頁 |
| 文件大小： | 611K |
| 代理商： | E28F016SA-150 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
E
BYTE-WIDE SMART 5 FlashFile MEMORY FAMILY
23
PRODUCT PREVIEW
SR.7 =
0
1
Start
Write 60H,
Block/Device Address
Write 01H/F1H,
Block/Device Address
Full Status
Check if Desired
Set Lock-Bit Complete
FULL STATUS CHECK PROCEDURE
1
0
Read Status Register
Data (See Above)
1
0
Read Status
Register
V
PP
Range Error
1
0
Command Sequence
Error
SR.3 =
SR.4 =
SR.4,5 =
Set Lock-Bit Error
Bus
Operation
Command
Comments
Standby
Check SR.4,5
Both 1 = Command Sequence Error
Standby
SR.5, SR.4, SR.3 and SR.1 are only cleared by the Clear Status
Register command in cases where multiple lock-bits are set before
full status is checked.
If error is detected, clear the Status Register before attempting retry
or other error recovery.
Check SR.4
1 = Set Lock-Bit Reset Error
Standby
Bus
Operation
Command
Comments
Write
Write
Set
Block/Master
Lock-Bit Setup
Read
Data = 60H
Addr = Block Address (Block),
Device Address (Master)
Check SR.7
1 = WSM Ready
0 = WSM Busy
Repeat for subsequent lock-bit set operations.
Full status check can be done after each lock-bit set operation or after
a sequence of lock-bit set operations.
Write FFH after the last lock-bit set operation to place device in
read array mode.
Status Register Data
Standby
Set
Block or Master
Lock-Bit Confirm
Data = 01H (Block),
F1H (Master)
Addr = Block Address (Block),
Device Address (Master)
Set Lock-Bit Successful
Standby
0
1
Device Protect Error
SR.1 =
Check SR.3
1 = V
PP
Error Detect
Check SR.1
1 = Device Protect Detect
RP# = V
,
(Set Master Lock-Bit Operation)
RP# = V
, Master Lock-Bit Is Set
(Set Block Lock-Bit Operation)
Figure 10. Set Block and Master Lock-Bit Flowchart
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| E28F016SC-120 | BYTE-WIDE SmartVoltage FlashFile MEMORY FAMILY 4, 8, AND 16 MBIT |
| E28F016XS15 | 16-MBIT (1 MBIT x 16, 2 MBIT x 8) SYNCHRONOUS FLASH MEMORY |
| E28F008S5-120 | BYTE-WIDE SMART 5 FlashFile MEMORY FAMILY 4, 8, AND 16 MBIT |
| E28F008S3-120 | BYTE-WIDE SMART 3 FlashFile MEMORY FAMILY 4, 8, AND 16 MBIT |
| E28F008S3-150 | BYTE-WIDE SMART 3 FlashFile MEMORY FAMILY 4, 8, AND 16 MBIT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| E28F016SA70 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8/x16 Flash EEPROM |
| E28F016SA-70 | 制造商:Intel 功能描述: 制造商:Intel 功能描述:28F016SA-70 |
| E28F016SC-120 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:BYTE-WIDE SmartVoltage FlashFile⑩ MEMORY FAMILY 4, 8, AND 16 MBIT |
| E28F016SC-95 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:BYTE-WIDE SmartVoltage FlashFile⑩ MEMORY FAMILY 4, 8, AND 16 MBIT |
| E28F016SV-065 | 制造商:undefined 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。