- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362737 > EP1C6T256C8 (Altera Corporation) Cyclone FPGA Family PDF資料下載
參數(shù)資料
| 型號： | EP1C6T256C8 |
| 廠商： | Altera Corporation |
| 英文描述： | Cyclone FPGA Family |
| 中文描述： | 氣旋FPGA系列 |
| 文件頁數(shù)： | 24/94頁 |
| 文件大?。?/td> | 1138K |
| 代理商： | EP1C6T256C8 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁
24
Altera Corporation
Cyclone FPGA Family Data Sheet
Preliminary Information
Figure 13. Simple Dual-Port & Single-Port Memory Configurations
Note to
Figure 13
:
(1)
Two single-port memory blocks can be implemented in a single M4K block as long
as each of the two independent block sizes is equal to or less than half of the M4K
block size.
The memory blocks also enable mixed-width data ports for reading and
writing to the RAM ports in dual-port RAM configuration. For example,
the memory block can be written in
×
1 mode at port A and read out in
×
16
mode from port B.
The Cyclone memory architecture can implement fully synchronous RAM
by registering both the input and output signals to the M4K RAM block.
All M4K memory block inputs are registered, providing synchronous
write cycles. In synchronous operation, the memory block generates its
own self-timed strobe write enable (
wren
) signal derived from a global
clock. In contrast, a circuit using asynchronous RAM must generate the
RAM
wren
signal while ensuring its data and address signals meet setup
and hold time specifications relative to the
wren
signal. The output
registers can be bypassed. Pseudo-asynchronous reading is possible in the
simple dual-port mode of M4K blocks by clocking the read enable and
read address registers on the negative clock edge and bypassing the
output registers.
data[
wraddress[
wren
inclock
inclocken
inaclr
rdaddress[
rden
q[
outclock
outclocken
outaclr
data[
address[
wren
inclock
inclocken
inaclr
q[
outclock
outclocken
outaclr
Single-Port Memory
(1)
Simple Dual-Port Memory
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EP1C6T256I6 | Cyclone FPGA Family |
| EP1C6T256I7 | Cyclone FPGA Family |
| EP1C6T256I8 | Cyclone FPGA Family |
| EP1C6T324C6 | Cyclone FPGA Family |
| EP1C6T324C7 | Cyclone FPGA Family |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EP1F | 制造商:NEC 制造商全稱:NEC 功能描述:HIGH HEAT RESISTIVITY |
| EP1F-B3G1 | 制造商:NEC 制造商全稱:NEC 功能描述:HIGH HEAT RESISTIVITY |
| EP1FB3G1S | 制造商:World Products 功能描述:Electromechanical Relay SPDT 25A 12VDC 225Ohm Through Hole |
| EP1F-B3G1T | 制造商:NEC 制造商全稱:NEC 功能描述:HIGH HEAT RESISTIVITY |
| EP1F-B3G1TT | 制造商:NEC 制造商全稱:NEC 功能描述:HIGH HEAT RESISTIVITY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。