- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362742 > EP7211 (Cirrus Logic, Inc.) HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER PDF資料下載
參數(shù)資料
| 型號： | EP7211 |
| 廠商： | Cirrus Logic, Inc. |
| 英文描述： | HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER |
| 中文描述： | 高性能超低功耗系統(tǒng)與LCD控制器芯片 |
| 文件頁數(shù)： | 104/166頁 |
| 文件大小： | 2623K |
| 代理商： | EP7211 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁當(dāng)前第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁
EP7211
High-Performance Ultra-Low-Power System-on-Chip with LCD Controller
104
Register Descriptions
DS352PP3
JUL 2001
5.7
PMPCON Pump Control Register
ADDRESS: 0x8000.0400
The Pulse Width Modulator (PWM) pump control register is a 16-bit read/write register which sets
and controls the variable mark space ratio drives for the two PWMs. All bits in this register are
cleared by a system reset. (The top four bits are unused. They should be written as zeroes, and will
read as undefined).
The state of the output drive pins is latched during power on reset, this latched value is used to
determine the polarity of the drive output. The sense of the PWM control lines is summarized in
Table 5-9
.
External input pins that would normally be connected to the output from comparators monitoring the
PWM output are also used to enable these clocks. These are the
FB[0:1]
pins. They are read upon
power-up. When
FB[0]
is high, the PWM is disabled. The same applies to
FB[1]
.
NOTE:
To maximize power savings, the drive ratio fields should be used to disable the PWMs, instead of the
FB
pins. The clocks that source the PWMs are disable when the drive ratio fields are zeroed.
11:8
7:4
3:0
Drive 1 pump ratio
Drive 0 from AC source ratio
Drive 0 from battery ratio
Bit
Description
0:3
Drive 0 from battery
: This 4-bit field controls the
‘
on
’
time for the drive0 PWM pump while the system is
powered from batteries. Setting these bits to 0 disables this pump, setting these bits to 1 allows the pump
to be driven in a 1:16 duty ratio, 2 in a 2:16 duty ratio etc. up to a 15:16 duty ratio. An 8:16 duty ratio results
in a square wave of 96 kHz when operating with an
18.432 MHz master clock, or 101.6 kHz when operating from the 13 MHz source.
4:7
Drive 0 from AC
: This 4-bit field controls the
‘
on
’
time for the drive0 DC to DC pump while the system is
powered from a non-battery type power source. Setting these bits to 0 disables this pump, setting these
bits to 1 allows the pump to be driven in a 1:16 duty ratio, 2 in a 2:16 duty ratio, etc. up to a 15:16 duty
ratio. An 8:16 duty ratio results in a square wave of 96 kHz when operating with an 18.432 MHz master
clock, or 101.6 kHz when operating from the 13 MHz source.
NOTE:
The EP7211 monitors the power supply input pins (i.e.,
BATOK
and
NEXTPWR
) to determine
which of the above fields to use.
8:11
Drive 1 pump ratio
: This 4-bit field controls the
‘
on
’
time for the drive1 PWM pump. Setting these bits to 0
disables this pump, setting these bits to 1 allows the pump to be driven in a 1:16 duty ratio, 2 in a 2:16 duty
ratio, etc. up to a 15:16 duty ratio. An 8:16 duty ratio results in a square wave of 96 kHz when operating
with an 18.432 MHz master clock, or 101.6 kHz when operating from the 13 MHz source.
Table 5-9. Sense of PWM control lines
Initial State of Driven During
Power on Reset
Sense of Driven
Polarity of Bias
Voltage
Low
Active high
+ve
High
Active low
-ve
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EP7211-CP-A | HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER |
| EP7211-CV-A | HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER |
| EP7212 | HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER AND DIGITAL AUDIO INTERFACE(DAI) |
| EP7212-CB-A | HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER AND DIGITAL AUDIO INTERFACE(DAI) |
| EP7212-CV-A | HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER AND DIGITAL AUDIO INTERFACE(DAI) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EP7211(208LQFP) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
| EP7211(256PBGA) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
| EP7211-CB-D | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| EP7211-CP-A | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER |
| EP7211-CV-A | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。