- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362742 > EP7211 (Cirrus Logic, Inc.) HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER PDF資料下載
參數(shù)資料
| 型號： | EP7211 |
| 廠商： | Cirrus Logic, Inc. |
| 英文描述： | HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER |
| 中文描述： | 高性能超低功耗系統(tǒng)與LCD控制器芯片 |
| 文件頁數(shù)： | 127/166頁 |
| 文件大?。?/td> | 2623K |
| 代理商： | EP7211 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁當(dāng)前第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁
EP7211
High-Performance Ultra-Low-Power System-on-Chip with LCD Controller
127
Register Descriptions
DS352PP3
JUL 2001
FIFO such that four or more locations are filled within the telecom transmit FIFO, the TTS flag (and
the service request and/or interrupt) is automatically cleared.
5.16.3.4
Telecom Receive FIFO Service Request Flag (TRS) (read-only, maskable
interrupt)
The telecom receive FIFO service request flag (TRS) is a read-only bit which is set when the telecom
receive FIFO is nearly filled and requires service to prevent an overrun. TRS is set any time the
telecom receive FIFO has six or more entries of valid data (half full or more), and cleared when it
has five or fewer (less than half full) entries of data. When the TRS bit is set, an interrupt request is
made unless the telecom receive FIFO interrupt request mask (TRM) bit is cleared. After six or more
entries are removed from the receive FIFO, the TRS flag (and the service request and/or interrupt) is
automatically cleared.
5.16.3.5
Audio Transmit FIFO Underrun Status (ATU) (read/write, non-maskable interrupt)
The audio transmit FIFO underrun status bit (ATU) is set when the audio transmit logic attempts to
fetch data from the FIFO after it has been completely emptied. When an underrun occurs, the audio
transmit logic continuously transmits the last valid audio value which was transmitted before the
underrun occurred. Once data is placed in the FIFO and it is transferred down to the bottom, the audio
transmit logic uses the new value within the FIFO for transmission. When the ATU bit is set, an
interrupt request is made.
5.16.3.6
Audio Receive FIFO Overrun Status (ARO) (read/write, non-maskable interrupt)
The audio receive FIFO overrun status bit (ARO) is set when the audio receive logic attempts to
place data into the audio receive FIFO after it has been completely filled. Each time a new piece of
data is received, the set signal to the ARO status bit is asserted, and the newly received data is
discarded. This process is repeated for each new sample received until at least one empty FIFO entry
exists. When the ARO bit is set, an interrupt request is made.
5.16.3.7
Telecom Transmit FIFO Underrun Status (TTU) (read/write, non-maskable
interrupt)
The telecom transmit FIFO underrun status bit (TTU) is set when the telecom transmit logic attempts
to fetch data from the FIFO after it has been completely emptied. When an underrun occurs, the
telecom transmit logic continuously transmits the last valid telecom value which was transmitted
before the underrun occurred. Once data is placed in the FIFO and it is transferred down to the
bottom, the telecom transmit logic uses the new value within the FIFO for transmission. When the
TTU bit is set, an interrupt request is made.
5.16.3.8
Telecom Receive FIFO Overrun Status (TRO) (read/write, non-maskable
interrupt)
The telecom receive FIFO overrun status bit (TRO) is set when the telecom receive logic places data
into the telecom receive FIFO after it has been completely filled. Each time a new piece of data is
received, the set signal to the TRO status bit is asserted, and the newly received sample is discarded.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EP7211-CP-A | HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER |
| EP7211-CV-A | HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER |
| EP7212 | HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER AND DIGITAL AUDIO INTERFACE(DAI) |
| EP7212-CB-A | HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER AND DIGITAL AUDIO INTERFACE(DAI) |
| EP7212-CV-A | HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER AND DIGITAL AUDIO INTERFACE(DAI) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EP7211(208LQFP) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
| EP7211(256PBGA) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
| EP7211-CB-D | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| EP7211-CP-A | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER |
| EP7211-CV-A | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。