- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362742 > EP7211 (Cirrus Logic, Inc.) HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER PDF資料下載
參數(shù)資料
| 型號： | EP7211 |
| 廠商： | Cirrus Logic, Inc. |
| 英文描述： | HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER |
| 中文描述： | 高性能超低功耗系統(tǒng)與LCD控制器芯片 |
| 文件頁數(shù)： | 6/166頁 |
| 文件大?。?/td> | 2623K |
| 代理商： | EP7211 |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁
EP7211
High-Performance Ultra-Low-Power System-on-Chip with LCD Controller
6
DS352PP3
JUL 2001
3.11.2
Prescale Mode ...........................................................................................................................68
3.12 Realtime Clock........................................................................................................................................68
3.13 Dedicated LED Flasher...........................................................................................................................68
3.14 Two PWM Interfaces...............................................................................................................................69
3.15 State Control............................................................................................................................................69
3.16 Resets.....................................................................................................................................................72
3.17 Clocks......................................................................................................................................................73
3.17.1 On-Chip PLL...............................................................................................................................73
3.17.2 External Clock Input (13 MHz) ...................................................................................................74
3.18 Dynamic Clock Switching When in the PLL Clocking Mode....................................................................75
3.19 Endianness..............................................................................................................................................75
3.20 Maximum EP7211-Based System...........................................................................................................77
3.21 Boundary Scan........................................................................................................................................78
3.22 In-Circuit Emulation.................................................................................................................................79
3.22.1 Introduction.................................................................................................................................79
3.22.2 Functionality...............................................................................................................................79
4. MEMORY MAP.........................................................................................................................80
5. REGISTER DESCRIPTIONS ...................................................................................................81
5.1
Internal Registers....................................................................................................................................81
5.1.1
PADR Port A Data Register........................................................................................................85
5.1.2
PBDR Port B Data Register .......................................................................................................85
5.1.3
PDDR Port D Data Register.......................................................................................................85
5.1.4
PADDR Port A Data Direction Register......................................................................................85
5.1.5
PBDDR Port B Data Direction Register......................................................................................85
5.1.6
PDDDR Port D Data Direction Register .....................................................................................85
5.1.7
PEDR Port E Data Register .......................................................................................................86
5.1.8
PEDDR Port E Data Direction Register......................................................................................86
5.2
SYSTEM Control Registers.....................................................................................................................86
5.2.1
SYSCON1 The System Control Register 1................................................................................86
5.2.2
SYSCON2 System Control Register 2 .......................................................................................89
5.2.3
SYSCON3 System Control Register 3 .......................................................................................91
5.2.4
SYSFLG
—
The System Status Flags Register .........................................................................92
5.2.5
SYSFLG2 System Status Register 2..........................................................................................94
5.3
Interrupt Registers...................................................................................................................................95
5.3.1
INTSR1 Interrupt Status Register 1............................................................................................95
5.3.2
INTMR1 Interrupt Mask Register 1.............................................................................................97
5.3.3
INTSR2 Interrupt Status Register 2............................................................................................97
5.3.4
INTMR2 Interrupt Mask Register 2.............................................................................................98
5.3.5
INTSR3 Interrupt Status Register 3............................................................................................98
5.3.6
INTMR3 Interrupt Mask Register 3.............................................................................................99
5.4
Memory Configuration Registers.............................................................................................................99
5.4.1
MEMCFG1 Memory Configuration Register 1............................................................................99
5.4.2
MEMCFG2 Memory Configuration Register 2..........................................................................100
5.4.3
DRFPR DRAM Refresh Period Register..................................................................................102
5.5
Timer/Counter Registers .......................................................................................................................103
5.5.1
TC1D Timer Counter 1 Data Register ......................................................................................103
5.5.2
TC2D Timer Counter 2 Data Register ......................................................................................103
5.5.3
RTCDR Realtime Clock Data Register.....................................................................................103
5.5.4
RTCMR Realtime Clock Match Register..................................................................................103
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EP7211-CP-A | HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER |
| EP7211-CV-A | HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER |
| EP7212 | HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER AND DIGITAL AUDIO INTERFACE(DAI) |
| EP7212-CB-A | HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER AND DIGITAL AUDIO INTERFACE(DAI) |
| EP7212-CV-A | HIGH-PERFORMANCE, LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER AND DIGITAL AUDIO INTERFACE(DAI) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EP7211(208LQFP) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
| EP7211(256PBGA) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
| EP7211-CB-D | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| EP7211-CP-A | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER |
| EP7211-CV-A | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:HIGH-PERFORMANCE ULTRA-LOW-POWER SYSTEM-ON-CHIP WITH LCD CONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。