- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄362743 > EPC8 (Altera Corporation) Configuration Devices for SRAM-Based LUT Devices PDF資料下載
參數(shù)資料
| 型號(hào)： | EPC8 |
| 廠商： | Altera Corporation |
| 英文描述： | Configuration Devices for SRAM-Based LUT Devices |
| 中文描述： | 配置SRAM器件基于LUT的器件 |
| 文件頁(yè)數(shù)： | 11/36頁(yè) |
| 文件大?。?/td> | 283K |
| 代理商： | EPC8 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)
Altera Corporation
11
Configuration Devices for SRAM-Based LUT Devices Data Sheet
nCASC
(6)
6
12
15
Output
Cascade select output (active low). This output goes
low when the address counter has reached its
maximum value. In a chain of EPC1 or EPC2 devices,
the
nCASC
pin of one device is connected to the
nCS
pin
of the next device, which permits
DCLK
to clock data
from the next EPC1 or EPC2 device in the chain.
Allows the INIT_CONF JTAG instruction to initiate
configuration. This pin is connected to the
nCONFIG
pin
of the LUT device to initiate configuration from the
EPC2 via a JTAG instruction. If multiple EPC2 devices
are used to configure an ACEX, APEX, FLEX or
Mercury device, only the first EPC2 has its
nINIT_CONF
pin tied to the device’s
nCONFIG
pin.
JTAG data input pin. Connect this pin to V
CC
if the
JTAG circuitry is not used.
JTAG data output pin. Do not connect this pin if the
JTAG circuitry is not used.
JTAG mode select pin. Connect this pin to V
CC
if the
JTAG circuitry is not used.
JTAG clock pin. Connect this pin to ground if the JTAG
circuitry is not used.
Mode select for V
CC
supply.
VCCSEL
must be
connected to ground if the device uses a 5.0-V power
supply (i.e., V
CC
= 5.0 V).
VCCSEL
must be connected
to V
CC
if the device uses a 3.3-V power supply (i.e.,
V
CC
= 3.3 V).
Mode select for
VPP
.
VPPSEL
must be connected to
ground if
VPP
uses a 5.0-V power supply
(i.e.,
VPP
= 5.0 V).
VPPSEL
must be connected to V
CC
if
VPP
uses a 3.3-V power supply (i.e,
VPP
= 3.3 V).
Programming power pin. For the EPC2 device, this pin
is normally tied to V
CC
. If the EPC2 V
CC
is 3.3 V,
VPP
can be tied to 5.0 V to improve in-system programming
times. For EPC1 and EPC1441 devices,
VPP
must be
tied to V
CC
.
nINIT_CONF
(5)
,
(7)
–
13
16
Open-
Drain
Output
TDI
(7)
–
11
13
Input
TDO
(7)
–
1
28
Output
TMS
(7)
–
19
25
Input
TCK
(7)
–
3
32
Input
VCCSEL
(7)
–
5
3
Input
VPPSEL
(7)
–
14
17
Input
VPP
(7)
–
18
23
Power
Table 3. EPC2, EPC1, & EPC1441 Pin Functions During APEX II, APEX 20K, Mercury, ACEX 1K, FLEX 10K
& FLEX 6000 Configuration (Part 2 of 3)
Notes (1)
,
(2)
Pin Name
Pin Number
Pin
Type
Description
8-Pin
PDIP
(3)
20-Pin
PLCC
32-Pin
TQFP
(4)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EPC1 | 433800612 |
| EPC1 | Configuration Devices for SRAM-Based LUT Devices |
| EPC1064 | Configuration Devices for SRAM-Based LUT Devices |
| EPC1064V | Configuration Devices for SRAM-Based LUT Devices |
| EPC1213 | Configuration Devices for SRAM-Based LUT Devices |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EPC-8 | 制造商:Curtis Industries 功能描述: |
| EPC8002 | 功能描述:TRANS GAN 65V 2.7A BUMPED DIE 制造商:epc 系列:eGaN? 包裝:剪切帶（CT） 零件狀態(tài):有效 FET 類(lèi)型:GaNFET N 通道，氮化鎵 FET 功能:標(biāo)準(zhǔn) 漏源極電壓（Vdss）:65V 電流 - 連續(xù)漏極（Id）（25°C 時(shí)）:2A（Ta） 不同?Id，Vgs 時(shí)的?Rds On（最大值）:530 毫歐 @ 500mA，5V 不同 Id 時(shí)的 Vgs（th）（最大值）:2.5V @ 250μA 不同 Vgs 時(shí)的柵極電荷（Qg）:- 不同 Vds 時(shí)的輸入電容（Ciss）:21pF @ 32.5V 功率 - 最大值:- 工作溫度:-40°C ~ 150°C（TJ） 安裝類(lèi)型:表面貼裝 封裝/外殼:模具 供應(yīng)商器件封裝:模具 標(biāo)準(zhǔn)包裝:1 |
| EPC8002ENGR | 制造商:Efficient Power Conversion 功能描述:TRANS GAN 65V 2A BUMPED DIE |
| EPC8002TENGR | 制造商:Efficient Power Conversion 功能描述:TRANS GAN 65V 2A BUMPED DIE |
| EPC8003ENGR | 制造商:Efficient Power Conversion 功能描述:TRAN GAN 100V 2.5A BUMPED DIE |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。