參數(shù)資料
型號(hào): EPC8QC100
廠商: Altera Corporation
英文描述: 2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet
中文描述: 2。增強(qiáng)型配置器件(EPC4,EPC8
文件頁(yè)數(shù): 4/36頁(yè)
文件大?。?/td> 421K
代理商: EPC8QC100
2–4
Configuration Handbook, Volume 2
Altera Corporation
August 2005
Functional Description
1
For more information on Stratix Remote System Configuration,
refer to the
Using Remote System Configuration with Stratix &
Stratix GX Devices chapter of the Stratix
Device
Handbook
.
Other user programmable features include:
Real-time decompression of configuration data
Programmable configuration clock (
DCLK
)
Flash ISP
Programmable power-on-reset delay (
PORSEL
)
FPGA Configuration
FPGA configuration is managed by the configuration controller chip.
This process includes reading configuration data from the flash memory,
decompressing it if necessary, transmitting configuration data via the
appropriate
DATA[]
pins, and handling errors conditions.
After POR, the controller determines the user-defined configuration
options by reading its option bits from the flash memory. These options
include the configuration scheme, configuration clock speed,
decompression, and configuration page settings. The option bits are
stored at flash address location 0x8000 (word address) and occupy
512-bits or 32-words of memory. These options bits are read using the
internal flash interface and the default 10 MHz internal oscillator.
After obtaining the configuration settings, it checks if the FPGA is ready
to accept configuration data by monitoring the
nSTATUS
and
CONF_DONE
lines. When the FPGA is ready (
nSTATUS
is high and
CONF_DONE
is low), the controller begins data transfer using the
DCLK
and
DATA[]
output pins. The controller selects the configuration page to
be transmitted to the FPGA(s) by sampling its
PGM[2..0]
pins after POR
or reset.
The function of the configuration unit is to transmit decompressed data
to the FPGA, depending on the configuration scheme. The enhanced
configuration device supports four concurrent configuration modes, with
n = 1, 2, 4, or 8 (where n is the number of bits that are sent per
DCLK
cycle
on the
DATA[n]
lines). The value n=1 corresponds to the traditional PS
configuration scheme. The values n=2, 4, and 8 correspond to concurrent
configuration of 2, 4, or 8 different PS configuration chains, respectively.
Additionally, the FPGA can be configured in FPP mode, where eight bits
of
DATA
are clocked into the FPGA per
DCLK
cycle. Depending on the
configuration bus width (n), the circuit shifts uncompressed
configuration data to the valid
DATA[n]
pins. Unused
DATA[]
pins drive
low.
相關(guān)PDF資料
PDF描述
EPC8QI100 2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet
EPC16xxx 435882001
EPC4QC100 2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet
EPC4QI100 2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet
EPC16UC88 2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPC8QC100N 功能描述:FPGA-配置存儲(chǔ)器 IC - Ser. Config Mem Flash 8Mb 50 MHz RoHS:否 制造商:Altera Corporation 存儲(chǔ)類型:Flash 存儲(chǔ)容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PLCC-20
EPC8QI100 功能描述:FPGA-配置存儲(chǔ)器 IC - Ser. Config Mem Flash 8Mb 50 MHz RoHS:否 制造商:Altera Corporation 存儲(chǔ)類型:Flash 存儲(chǔ)容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PLCC-20
EPC8QI100N 功能描述:FPGA-配置存儲(chǔ)器 IC - Ser. Config Mem Flash 8Mb 50 MHz RoHS:否 制造商:Altera Corporation 存儲(chǔ)類型:Flash 存儲(chǔ)容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PLCC-20
EPC8XXX 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet
EPC-9 制造商:Curtis Industries 功能描述: 制造商:Curtis Industries 功能描述:Conn Barrier Strip 9 POS 9.52mm Solder ST Thru-Hole 15A