參數(shù)資料
型號(hào)： EPF81188A
廠商： Altera Corporation
英文描述： PROGRAMMABLE LOGIC DEVICES FAMILY
中文描述： 系列可編程邏輯元件
文件頁數(shù)： 24/61頁
文件大?。?/td> 979K
代理商： EPF81188A
24
Altera Corporation
FLEX 8000 Programmable Logic Device Family Data Sheet
MultiVolt I/O Interface
The FLEX 8000 device architecture supports the MultiVolt I/O interface
feature, which allows EPF81500A, EPF81188A, EPF8820A, and EPF8636A
devices to interface with systems with differing supply voltages. These
devices in all packages—except for EPF8636A devices in 84-pin PLCC
packages—can be set for 3.3-V or 5.0-V I/O pin operation. These devices
have one set of V
CC
pins for internal operation and input buffers
(
VCCINT
), and another set for I/O output drivers (
VCCIO
).
The
VCCINT
pins must always be connected to a 5.0-V power supply. With
a 5.0-V V
CCINT
level, input voltages are at TTL levels and are therefore
compatible with 3.3-V and 5.0-V inputs.
The
VCCIO
pins can be connected to either a 3.3-V or 5.0-V power supply,
depending on the output requirements. When the
VCCIO
pins are
connected to a 5.0-V power supply, the output levels are compatible with
5.0-V systems. When the
VCCIO
pins are connected to a 3.3-V power
supply, the output high is at 3.3 V and is therefore compatible with 3.3-V
or 5.0-V systems. Devices operating with V
CCIO
levels lower than 4.75 V
incur a nominally greater timing delay of
t
OD2
instead of
t
OD1
. See
Table 7
on page 26
.
IEEE 1149.1
(JTAG)
Boundary-Scan
Support
The EPF8282A, EPF8282AV, EPF8636A, EPF8820A, and EPF81500A
devices provide JTAG BST circuitry. FLEX 8000 devices with JTAG
circuitry support the JTAG instructions shown in
Table 6
.
Figure 14
shows the timing requirements for the JTAG signals.
Table 6. EPF8282A, EPF8282AV, EPF8636A, EPF8820A & EPF81500A JTAG Instructions
JTAG Instruction
Description
SAMPLE/PRELOAD Allows a snapshot of the signals at the device pins to be captured and examined during
normal device operation, and permits an initial data pattern to be output at the device pins.
EXTEST
Allows the external circuitry and board-level interconnections to be tested by forcing a test
pattern at the output pins and capturing test results at the input pins.
BYPASS
Places the 1-bit bypass register between the
TDI
and
TDO
pins, which allows the BST
data to pass synchronously through the selected device to adjacent devices during
normal device operation.
相關(guān)PDF資料
PDF描述
EPF81500A PROGRAMMABLE LOGIC DEVICES FAMILY
EPF8282A PROGRAMMABLE LOGIC DEVICES FAMILY
EPF8282AV IRDA ENCODE/DECODE
EPF8452A PROGRAMMABLE LOGIC DEVICES FAMILY
EPF8636A PROGRAMMABLE LOGIC DEVICES FAMILY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPF81188AGI232-3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
EPF81188AQC208-2 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - Flex 8000 126 LABs 148 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF81188AQC208-3 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - Flex 8000 126 LABs 148 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EPF81188AQC2084 制造商:ALTERA 功能描述:*
EPF81188AQC208-4 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - Flex 8000 126 LABs 148 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*