Figure 15. ICC
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� EPM7064SLC44-10F
寤犲晢锛� Altera
鏂囦欢闋佹暩(sh霉)锛� 54/66闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC MAX 7000 CPLD 64 44-PLCC
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 130
绯诲垪锛� MAX® 7000
鍙法绋嬮鍨嬶細 绯荤当(t菕ng)鍏�(n猫i)鍙法绋�
鏈€澶у欢閬叉檪闁� tpd(1)锛� 10.0ns
闆诲闆绘簮 - 鍏�(n猫i)閮細 4.75 V ~ 5.25 V
閭忚集鍏冧欢/閭忚集濉婃暩(sh霉)鐩細 4
瀹忓柈鍏冩暩(sh霉)锛� 64
闁€鏁�(sh霉)锛� 1250
杓稿叆/杓稿嚭鏁�(sh霉)锛� 36
宸ヤ綔婧害锛� 0°C ~ 70°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 44-LCC锛圝 褰㈠紩绶氾級
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 44-PLCC锛�16.58x16.58锛�
鍖呰锛� 绠′欢
58
Altera Corporation
MAX 7000 Programmable Logic Device Family Data Sheet
Figure 15. ICC vs. Frequency for MAX 7000S Devices (Part 2 of 2)
Device
Pin-Outs
See the Altera web site (http://www.altera.com) or the Altera Digital
Library for pin-out information.
EPM7192S
VCC = 5.0 V
Room Temperature
0
Frequency (MHz)
High Speed
Low Power
25
100
125
125.0 MHz
55.6 MHz
60
120
180
24
0
30
0
50
75
EPM7256S
VCC = 5.0 V
Room Temperature
0
Frequency (MHz)
High Speed
Low Power
25
100
125
128.2 MHz
56.2 MHz
100
200
30
0
40
0
50
75
Typical I
Active (mA)
CC
Typical I
Active (mA)
CC
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
RSC30DRST-S273 CONN EDGECARD 60POS DIP .100 SLD
THJC225K035RJN CAP TANT 2.2UF 35V 10% 2312
V375A2E160BL CONVERTER MOD DC/DC 2V 160W
VI-203-CY-F1 CONVERTER MOD DC/DC 24V 50W
TAJS684K025RNJ CAP TANT 0.68UF 25V 10% 1206
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
EPM7064SLC44-10N 鍔熻兘鎻忚堪:CPLD - 寰�(f霉)闆滃彲绶ㄧ▼閭忚集鍣ㄤ欢 CPLD - MAX 7000 64 Macro 36 IOs RoHS:鍚� 鍒堕€犲晢:Lattice 绯诲垪: 瀛樺劜椤炲瀷:EEPROM 澶ч浕姹犳暩(sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:333 MHz 寤堕伈鏅傞枔:2.7 ns 鍙法绋嬭几鍏�/杓稿嚭绔暩(sh霉)閲�:64 宸ヤ綔闆绘簮闆诲:3.3 V 鏈€澶у伐浣滄韩搴�:+ 90 C 鏈€灏忓伐浣滄韩搴�:0 C 灏佽 / 绠遍珨:TQFP-100
EPM7064SLC44-5 鍔熻兘鎻忚堪:CPLD - 寰�(f霉)闆滃彲绶ㄧ▼閭忚集鍣ㄤ欢 CPLD - MAX 7000 64 Macro 36 IOs RoHS:鍚� 鍒堕€犲晢:Lattice 绯诲垪: 瀛樺劜椤炲瀷:EEPROM 澶ч浕姹犳暩(sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:333 MHz 寤堕伈鏅傞枔:2.7 ns 鍙法绋嬭几鍏�/杓稿嚭绔暩(sh霉)閲�:64 宸ヤ綔闆绘簮闆诲:3.3 V 鏈€澶у伐浣滄韩搴�:+ 90 C 鏈€灏忓伐浣滄韩搴�:0 C 灏佽 / 绠遍珨:TQFP-100
EPM7064SLC445F 鍒堕€犲晢:ALTERA 鍔熻兘鎻忚堪:New
EPM7064SLC44-5N 鍔熻兘鎻忚堪:CPLD - 寰�(f霉)闆滃彲绶ㄧ▼閭忚集鍣ㄤ欢 CPLD - MAX 7000 64 Macro 36 IOs RoHS:鍚� 鍒堕€犲晢:Lattice 绯诲垪: 瀛樺劜椤炲瀷:EEPROM 澶ч浕姹犳暩(sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:333 MHz 寤堕伈鏅傞枔:2.7 ns 鍙法绋嬭几鍏�/杓稿嚭绔暩(sh霉)閲�:64 宸ヤ綔闆绘簮闆诲:3.3 V 鏈€澶у伐浣滄韩搴�:+ 90 C 鏈€灏忓伐浣滄韩搴�:0 C 灏佽 / 绠遍珨:TQFP-100
EPM7064SLC44-6 鍔熻兘鎻忚堪:CPLD - 寰�(f霉)闆滃彲绶ㄧ▼閭忚集鍣ㄤ欢 CPLD - MAX 7000 64 Macro 36 IOs RoHS:鍚� 鍒堕€犲晢:Lattice 绯诲垪: 瀛樺劜椤炲瀷:EEPROM 澶ч浕姹犳暩(sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:333 MHz 寤堕伈鏅傞枔:2.7 ns 鍙法绋嬭几鍏�/杓稿嚭绔暩(sh霉)閲�:64 宸ヤ綔闆绘簮闆诲:3.3 V 鏈€澶у伐浣滄韩搴�:+ 90 C 鏈€灏忓伐浣滄韩搴�:0 C 灏佽 / 绠遍珨:TQFP-100